EP1K10TC100-3N vs EP1K10TC100-1N 比較
詳細な並列比較: EP1K10TC100-3N メーカー: Intel および EP1K10TC100-1N メーカー: Intel。主要仕様、電気的特性、パッケージ、ライフサイクルステータス、価格、在庫状況を比較して、設計要件に最適な部品を判断してください。
Intel
EP1K10TC100-3N - 10K-Gate ACEX-1K FPGA, 576 Cells, 66 I/O, 100-TQFP | Intel / Altera
EP1K10TC100-3N Obsolete仕様比較
| パラメータ | EP1K10TC100-3N | EP1K10TC100-1N |
|---|---|---|
| ブランド | Intel | Intel |
| カテゴリ | FPGA & CPLD | FPGA & CPLD |
| ライフサイクル状態 | Obsolete | Obsolete |
| 在庫状況 | In Stock | In Stock |
| 単価（USD） | $19.95 | $9.20 |
| Series | ACEX-1K | EP1K10 |
| Family | ACEX 1K | ACEX-1K |
| Manufacturer | Intel (formerly Altera) | — |
| Typical Gate Count | 10,000 gates | — |
| Logic Elements (Cells) | 576 | — |
| Embedded Memory (EAB) | 12,288 bits | — |
| Number of LABs | 72 | — |
| User I/O Count | 66 | — |
| Operating Voltage (Core) | 2.5 V | — |
| Process Technology | 0.22 µm CMOS | 0.22 µm CMOS SRAM |
| Maximum Internal Clock Frequency | 200 MHz | — |
| Speed Grade | -3 (commercial) | -1N (commercial, slower tier) |
| パッケージ | 100-pin TQFP | 100-pin TQFP (14 mm x 14 mm, 1 mm height) |
| JTAG Support | Yes (IEEE 1149.1-1990) | Yes (IEEE 1149.1 boundary-scan) |
| PCI Compliance | PCI Local Bus Specification Revision 2.2 (5.0 V) | — |
| Configuration | JTAG / serial configuration device | — |
| 動作温度 | [DATA_NEEDED: operating temperature range] | 0 °C to 70 °C (commercial) |
| RoHS ステータス | [DATA_NEEDED: RoHS compliance] | Compliant |
| Logic Elements / Cells | — | 576 |
| Total Gates (typical) | — | 10,000 |
| Embedded RAM Bits | — | 12,288 bits |
| Logic Array Blocks (LABs) | — | 72 |
| Embedded Array Blocks (EABs) | — | 3 x 4 Kbit |
| User I/Os | — | 66 |
| Core Supply Voltage | — | 2.5 V (2.375 V to 2.625 V) |
| 実装タイプ | — | Surface Mount (gull-wing) |
| Configuration Method | — | SRAM (external PROM required) |