EPM5032DC20 vs EPM5032DC-25 比較

詳細な並列比較: EPM5032DC20 メーカー: Altera および EPM5032DC-25 メーカー: Altera。主要仕様、電気的特性、パッケージ、ライフサイクルステータス、価格、在庫状況を比較して、設計要件に最適な部品を判断してください。

仕様比較

パラメータ EPM5032DC20 EPM5032DC-25
ブランド Altera Altera
カテゴリ FPGA & CPLD FPGA & CPLD
ライフサイクル状態 Obsolete NRND
在庫状況 In Stock In Stock
単価(USD) $8.20 $3.55
Device Family MAX 5000 —
Product Type UV-erasable PLD (CPLD class) —
Macrocells 32 32
Usable Gates 600 —
Propagation Delay (tPD) 20 ns —
Maximum Frequency (Fmax) 71.4 MHz —
Supply Voltage (VCC) 5 V (4.75 V to 5.25 V) —
Dedicated Inputs 7 —
I/O Pins 16 (bidirectional) —
Total Inputs (max) 24 —
Output Macrocells 16 —
Clock Inputs 1 (global) —
Architecture PAL-type with Programmable Interconnect Array (PIA) PAL-Type, Single-LAB, 32-Macrocell
Process Technology CMOS CMOS, EPROM (UV-Erasable)
パッケージ 20-pin Ceramic DIP (DC) with UV window CDIP-28 (Windowed Ceramic DIP-28)
動作温度 [DATA_NEEDED: operating temperature range] [DATA_NEEDED: operating temperature range]
実装タイプ Through-Hole (DIP) —
RoHS ステータス [DATA_NEEDED: RoHS compliance] Lead Free / RoHS Compliant (per distributor listings)
Manufacturer — Altera (Intel Programmable Solutions Group)
Product Family — MAX 5000
Device Type — UV Erasable Programmable Logic Device (EPLD)
Pin-to-Pin Propagation Delay (tPD) — 25 ns
Maximum Counter Frequency (fCNT) — [DATA_NEEDED: maximum counter frequency]
Setup Time (tSU) — [DATA_NEEDED: setup time]
Number of Dedicated Inputs — 32 (in DIP-28 pinout)
Number of I/O Pins — 22 (in DIP-28 pinout, 4 used as dedicated inputs)
Output Structure — Programmable I/O with output enable
Flip-Flop Configuration — D, T, JK, or SR (programmable)
Programming Method — UV erase + Altera/Intel MAX+PLUS II programmer
Erasure Method — UV light through ceramic window

データシート&リソース

すべての製品を閲覧 BOMを作成 見積もり依頼