EPM5192AJC84-15 vs EPM5192AJI84-20 比較
詳細な並列比較: EPM5192AJC84-15 メーカー: Altera および EPM5192AJI84-20 メーカー: Altera。主要仕様、電気的特性、パッケージ、ライフサイクルステータス、価格、在庫状況を比較して、設計要件に最適な部品を判断してください。
Altera
EPM5192AJC84-15 - MAX 5000 CPLD, 192 Macrocells, 84-pin PLCC | Altera
EPM5192AJC84-15 Obsolete仕様比較
| パラメータ | EPM5192AJC84-15 | EPM5192AJI84-20 |
|---|---|---|
| ブランド | Altera | Altera |
| カテゴリ | FPGA & CPLD | FPGA & CPLD |
| ライフサイクル状態 | Obsolete | Obsolete |
| 在庫状況 | In Stock | In Stock |
| 単価（USD） | $18.95 | $10.95 |
| Family | MAX 5000 | — |
| Device Type | EPLD (Erasable Programmable Logic Device) | UV-Erasable / OTP Complex PLD |
| Macrocells | 192 | — |
| Propagation Delay (tpd) | 15 ns | — |
| Maximum Clock Frequency (fMAX) | 83.3 MHz | — |
| Supply Voltage (VCC) | 5 V (single supply) | 5 V nominal (4.5 V to 5.5 V) |
| Technology | CMOS, UV-erasable EPROM | — |
| パッケージ | 84-pin PLCC (J84C) windowed ceramic | — |
| 実装タイプ | Surface Mount | Surface Mount |
| 動作温度 | [DATA_NEEDED: commercial/industrial/military grade] | — |
| Programming Method | UV-erase + EPROM programming (windowed package) | — |
| Logic Blocks | 16 Logic Array Blocks (LABs) | — |
| I/O Pins | [DATA_NEEDED: user I/O count] | — |
| RoHS ステータス | Non-compliant (contains Pb, ceramic windowed package) | [DATA_NEEDED: RoHS status of EPM5192AJI84-20] |
| Process Technology | CMOS EPROM | CMOS |
| Device Family | — | MAX 5000 (EPM5192) |
| Logic Cells / Macrocells | — | 192 macrocells |
| Propagation Delay (tPD) | — | 33 ns |
| Maximum Frequency (fCNT) | — | 66.7 MHz |
| Operating Temperature Grade | — | Industrial |
| Package Code | — | WQCCJ (JEDEC) |
| Package Type | — | 84-pin J-bend Ceramic Chip Carrier (PLCC-84, JI) |
| Terminal Form | — | J-Bend |
| Number of Terminals | — | 84 |
| Programmability | — | UV-erasable window + OTP |
| ピン数 | — | 84 |
| ライフサイクル状態 | — | Obsolete (legacy Altera MAX 5000) |