ICS542M vs ICS542MI 比較

詳細な並列比較: ICS542M メーカー: Renesas Electronics および ICS542MI メーカー: Renesas Electronics。主要仕様、電気的特性、パッケージ、ライフサイクルステータス、価格、在庫状況を比較して、設計要件に最適な部品を判断してください。

Renesas Electronics
ICS542M ICS542M - 156 MHz 1:2 Clock Divider | Renesas | SOIC-8

ICS542M - 156 MHz 1:2 Clock Divider | Renesas | SOIC-8

ICS542M Obsolete
Renesas Electronics
ICS542MI ICS542MI - 156 MHz 1:2 Clock Buffer | Renesas Electronics

ICS542MI - 156 MHz 1:2 Clock Buffer | Renesas Electronics

ICS542MI ✓ 生産中

仕様比較

パラメータ ICS542M ICS542MI
ブランド Renesas Electronics Renesas Electronics
カテゴリ Clock & Timing Clock & Timing
ライフサイクル状態 Obsolete 有効
Device Type Clock fanout buffer and divider IC —
Maximum Input Frequency 156 MHz 156 MHz
出力構成 1:2 —
Available Divide Ratios 2, 4, 6, 8, 12, or 16 2, 4, 6, 8, 12, or 16
Input Logic CMOS —
Output Logic 3-State CMOS —
Supply Voltage Range 3 V to 5.5 V 3 V to 5.5 V
パッケージ 8-SOIC, 0.154 inch (3.90 mm) width 8-SOIC, 0.154 inch body width, 3.90 mm width
実装タイプ Surface Mount Surface mount
カテゴリ Clock/Timing, Clock Buffer and Driver —
ライフサイクル状態 Obsolete —
動作温度範囲 [DATA_NEEDED: operating temperature range] [DATA_NEEDED: operating temperature range]
Propagation Delay [DATA_NEEDED: propagation delay] —
Output Rise Time [DATA_NEEDED: output rise time] [DATA_NEEDED: output rise time]
Output Fall Time [DATA_NEEDED: output fall time] [DATA_NEEDED: output fall time]
Output Jitter [DATA_NEEDED: output jitter] —
Output Duty Cycle [DATA_NEEDED: output duty cycle] —
Operating Current [DATA_NEEDED: operating current] [DATA_NEEDED: operating current]
静止電流 [DATA_NEEDED: quiescent current] [DATA_NEEDED: quiescent current]
Input High Voltage [DATA_NEEDED: input high voltage] —
Input Low Voltage [DATA_NEEDED: input low voltage] —
RoHS ステータス [DATA_NEEDED: RoHS status] [DATA_NEEDED: RoHS status]
REACH Status [DATA_NEEDED: REACH status] [DATA_NEEDED: REACH status]
Product Type — Clock fanout buffer and divider IC
Input Logic Type — CMOS
Output Logic Type — Three-state CMOS
出力数 — 2 outputs
DigiKey Ratio Description — 1:2
Output Relationship — One output is a low-skew divide-by-two version of the other output
Output Skew — [DATA_NEEDED: output skew]
Output Impedance — [DATA_NEEDED: output impedance]
Input-to-Output Delay — [DATA_NEEDED: input-to-output delay]

データシート&リソース

すべての製品を閲覧 BOMを作成 見積もり依頼