XC7Z020 - Zynq-7000 SoC, 85K Logic Cells, Dual ARM Cortex-A9 | AMD
部品番号: XC7Z020 ✓ 生産中| 数量 | 単価 | 小計 |
|---|---|---|
| 1 | $27.83 | $27.83 |
| 10 | $26.5 | $265.00 |
| 100 | $24.8 | $2,480.00 |
| 500 | $23.2 | $11,600.00 |
| 1,000 | $21.9 | $21,900.00 |
XC7Z020 概要
A System-on-Chip combines a processor, memory controllers, and peripherals in one device. The Zynq-7000 family uniquely couples an ARM-based PS with FPGA fabric linked by high-bandwidth AXI interfaces, enabling software and custom hardware accelerators to coexist - bridging microprocessors (MCU/MPU) and FPGA categories within the programmable-logic hierarchy.
Key features include dual ARM Cortex-A9 cores with NEON and double-precision FPU, support for DDR3/DDR3L, DDR2, and LPDDR2 memory, and rich peripherals: Gigabit Ethernet, USB 2.0, UART, SPI, I2C, CAN, and SDIO. Security features include AES and SHA encryption, and partial reconfiguration allows dynamic hardware updates during operation.
The device is fabricated on a 28nm high-k metal gate (HKMG) process, delivering strong performance per watt. Speed grades span -1 (667 MHz) to -3 (866 MHz per DigiKey data for XC7Z020-3CLG484E), with commercial, industrial, extended, and automotive (XA7Z020) temperature options in packages including CLG400 and CLG484 CSPBGA (19x19 mm).
Typical applications include software-defined radio, industrial automation and motor control, medical imaging, and automotive driver assistance - anywhere high-level OS-driven processing must pair with deterministic hardware acceleration.
Design consideration: manage multiple rails (VCCINT, VCCAUX, VCCO) with correct power sequencing and decoupling; follow the Zynq-7000 PCB Design Guide (UG933). Pricing starts around $27.83 at LCSC as of 2026-08-29.
ドロップイン代替品: XC7Z020 — 同一パッケージでピン互換。PCBの作り直しが必要な異なるパッケージの部品は除外されています。
このシリーズのバリエーション
同一シリーズでドロップイン互換のモデル: XC7Z020 （同一形状・フットプリント） — 相違点: DSP Slices, Mounting Type, Package.
クイック比較ツール — 並列比較する代替部品を選択:
XC7Z020-1CLG484C
✅ ドロップイン📋 参考代替品（カタログ未掲載）
XC7Z020-1CLG484I
✅ ドロップイン✓ 在庫あり
$45.9375 / 個
データシートを見る →XC7Z020-2CLG484C
✅ ドロップイン📋 参考代替品（カタログ未掲載）
XC7Z020-3CLG484E
✅ ドロップイン📋 参考代替品（カタログ未掲載）
XA7Z020-1CLG484I
✅ ドロップイン ⚠️ 仕様未検証📋 参考代替品（カタログ未掲載）
XC7Z010-1CLG484I
✅ ドロップイン📋 参考代替品（カタログ未掲載）
XC7Z020 最大定格＆電気的特性
| Processor Core | Dual ARM Cortex-A9 MPCore with CoreSight |
| Maximum PS Frequency | 667 MHz (-1 speed grade) |
| Logic Cells | 85K |
| DSP Slices | 220 (DSP48E1) |
| Block RAM | 4.9 Mb |
| Flip-Flops | 130K |
| Process Technology | 28 nm HKMG |
| Memory Support | DDR3/DDR3L, DDR2, LPDDR2 |
| Peripherals | Gigabit Ethernet, USB 2.0, UART, SPI, I2C, CAN, SDIO |
| Interconnect | AXI interfaces between PS and PL |
| Security | AES and SHA encryption, secure boot |
| パッケージ | 484-CSPBGA (19x19 mm), CLG484 |
| 実装タイプ | Surface Mount |
| Speed Grades | -1 (667 MHz), -2, -3 (866 MHz) |
| Temperature Grades | C (0C to +85C), I (-40C to +100C), E extended, XA automotive |
| Reconfiguration | Partial reconfiguration supported |
| RoHS ステータス | Compliant |
XC7Z020 484-cspbga (19x19 mm), clg484 ピン配置ガイド
XC7Z020 (484-cspbga (19x19 mm), clg484 パッケージ) のピン配置。 このデジタルICには、GPIO、通信インターフェース (UART、SPI、I2C)、および電源ピンが含まれています。代替ピン機能と設定オプションについては、メーカーのデータシートを参照してください。組み込みシステム設計とPCBレイアウトに不可欠です。
詳細なピン配置データはありません: XC7Z020.
詳細は データシート をご参照ください。
主な用途
XC7Z020 の用途: 6 件s: Software-Defined Radio, Industrial Automation and Motor Control, Automotive Driver Assistance (ADAS), Medical Imaging, Embedded Vision and Video Processing, Test, Measurement and Prototyping Boards.
Software-Defined Radio
The XC7Z020 suits SDR because its 220 DSP48E1 slices implement wideband FIR filters, FFTs, mixers, and digital up/down conversion directly in the PL fabric, while the dual Cortex-A9 PS at 667 MHz runs protocol stacks, MAC layers, and control software. AXI interconnect moves sample streams between hardware datapaths and software at high bandwidth. Unlike CPU-only solutions, the FPGA fabric sustains deterministic sample-rate processing; unlike pure FPGAs, the embedded PS removes the need for a separate host processor, reducing board size and BOM cost.
おすすめ
Industrial Automation and Motor Control
In industrial drives and automation, the XC7Z020 closes high-speed current and position control loops in the PL fabric with microsecond-level determinism, while the Cortex-A9 PS runs fieldbus stacks (EtherCAT-style protocols over Gigabit Ethernet), HMI logic, and diagnostics. Its CAN, UART, SPI, and I2C peripherals interface sensors and actuators directly. The industrial temperature grade (XC7Z020-1CLG484I, -40C to +100C) supports cabinet and floor environments. Partial reconfiguration allows field updates of control algorithms without halting the running application.
おすすめ
Automotive Driver Assistance (ADAS)
For ADAS sensor fusion and camera processing, the XC7Z020's PL fabric performs real-time image preprocessing - demosaic, lens distortion correction, histogram - while the dual Cortex-A9 PS runs detection algorithms and the operating system. The XA7Z020 variant is qualified for automotive requirements with the same 85K logic cells and 667 MHz PS. The device supports LPDDR2 and DDR3L memory to feed high-bandwidth video pipelines. Its 4.9 Mb block RAM buffers line and frame data locally, reducing external memory traffic and latency in safety-critical paths.
おすすめ
Medical Imaging
Medical ultrasound and digital X-ray front ends benefit from the XC7Z020's parallel PL fabric handling beamforming and gain correction across many channels simultaneously, while the PS manages acquisition control, imaging pipeline configuration, and connectivity to hospital networks via Gigabit Ethernet. The 4.9 Mb block RAM stores per-channel coefficients and intermediate frames with deterministic latency. Its DSP48E1 slices sustain the multiply-accumulate rates needed for filtering at sample rates no embedded CPU can match. Industrial temperature options and long lifecycle support suit medical product roadmaps.
おすすめ
Embedded Vision and Video Processing
The XC7Z020 implements MIPI-style capture, color space conversion, scaling, and HDMI-style output pipelines in the PL fabric, while the dual Cortex-A9 PS runs Linux with video analytics frameworks. The 130K flip-flops and 85K logic cells accommodate multiple concurrent video streams, and 220 DSP slices accelerate convolutions for classical computer vision. Gigabit Ethernet and USB 2.0 provide streaming and configuration interfaces. Its single-chip integration replaces separate processor plus FPGA two-chip solutions, cutting board area and power for embedded cameras and machine-vision nodes.
おすすめ
Test, Measurement and Prototyping Boards
The XC7Z020 is the FPGA of choice for mid-range test instruments and development platforms, offering 85K logic cells for custom acquisition logic, trigger engines, and protocol analyzers alongside a Linux-capable PS for the user interface and data logging. The AXI interconnect streams captured data from hardware FIFOs to DDR3 memory at line rate. Availability of mature ecosystem tools (Vivado, PetaLinux) and low single-unit cost (about $27.83 as of 2026-08-29) make it economical for lab and production instruments alike.
おすすめ
おすすめ製品の概要
エンジニアリング参考データ: XC7Z020 — 比較、設計ガイダンス、コンプライアンス情報。
選定ガイド
代替品との比較
| パラメータ | この製品 | XC7Z020-1CLG484C | XC7Z020-3CLG484E | XC7Z010-1CLG484I |
|---|---|---|---|---|
| Package | 484-CSPBGA (CLG484) 19x19 mm | 484-CSPBGA (CLG484) - same | 484-CSPBGA (CLG484) - same | 484-CSPBGA (CLG484) - same |
| Brand | AMD (Xilinx) | AMD (Xilinx) | AMD (Xilinx) | AMD (Xilinx) |
| Logic Cells | 85K | 85K | 85K | 23K |
| DSP Slices | 220 | 220 | 220 | 80 |
| Block RAM | 4.9 Mb | 4.9 Mb | 4.9 Mb | 2.1 Mb |
| PS Max Frequency | 667 MHz (-1) | 667 MHz | 866 MHz | 667 MHz |
| Temperature Range | per suffix (C/I/E) | 0C to +85C (commercial) | extended | -40C to +100C (industrial) |
| Automotive Grade Option | Yes (XA7Z020) | No | No | Yes (XA7Z010) |
主な差別化要因
- Highest PL density in CLG484 mid-range tier （vs XC7Z010-1CLG484I)
- Fastest speed grade option （vs XC7Z020-1CLG484C)
- Integrated PS removes external host processor （vs Pure Artix-7 FPGA)
設計ノート
The XC7Z020 requires multiple supply rails: VCCINT (core, approximately 1.0V for -1 grade), VCCAUX (1.8V), and per-bank VCCO (1.8V/2.5V/3.3V or DDR termination levels). Power-on sequencing between VCCINT, VCCAUX, and VCCO must follow the Zynq-7000 data sheet and UG933 PCB Design Guide; violations can damage the device or block configuration. Budget for 85K logic cell dynamic power plus DDR3 termination current - a 3-5A core regulator with margin is typical.
The CLG484 19x19 mm CSPBGA requires a HDI or fine-pitch process for fanout. Follow AMD UG933 for DDR3 routing: length-matched fly-by topology, reference planes, and termination. Use the official AMD Zynq-7000 package pinout files (TXT/CSV per UG865) rather than third-party pin maps for your land pattern. Excess unused PL banks still need VCCO per configuration requirements.
Density migration within CLG484 (XC7Z010 to XC7Z015 to XC7Z020) is footprint-compatible, but pin usage differs - reserve PS MIO and DDR pins consistently if you plan to upgrade density later. Configuration via JTAG requires mode pins; QSPI/NAND boot setups differ per MIO configuration. Verify speed-grade timing closures at -1 before choosing a cheaper grade for timing-critical PL designs.
コンプライアンス情報
RoHS compliant per distributor listings. Standard XC7Z020 is not AEC-Q100 qualified; use the XA7Z020 variant for automotive. REACH and halogen-free status: [DATA_NEEDED].
