ADC/DAC
Produk (2,700+)
AD9226AST - 12-Bit 65-MSPS ADC | Analog Devices
The Analog Devices AD9226AST is a monolithic 12-bit, 65-MSPS analog-to-digital converter with one differential input pipeline, an on-chip sample-and-hold amplifier, and an on-chip voltage reference in a 48-LQFP surface-mount package. The verified manufacturer information identifies a multistage differential pipeline architecture operating to 65 MSPS and highlights IF undersampling capability for communication receivers. An ADC is an analog-to-digital converter, a data-acquisition IC that samples a continuous analog voltage and represents each sample with a digital code. The AD9226 belongs to the pipeline ADC hierarchy, which uses multistage conversion to support high sampling rates and parallel digital outputs. Its 12-bit resolution provides 4096 possible code levels, while the 65-MSPS rate suits communications, instrumentation, and intermediate-frequency signal chains. The core verified features include a 12-bit resolution, one pipelined differential input, 65 MSPS operation, and integrated sample-and-hold and reference functions. The manufacturer's datasheet also describes undersampling schemes for single-channel communications. Additional performance figures in the provided search material include ENOB of 11.1 bits at a 10 MHz input, intermodulation distortion below -75 dBFS at a 140 MHz input, and guaranteed no-missing-codes operation, though complete test conditions must be taken from the manufacturer datasheet. The AD9226AST uses a single-supply architecture and differential pipeline conversion. Differential signaling helps reduce sensitivity to common-mode noise, while the parallel digital outputs require a correctly timed receiver and controlled PCB routing. Because this is an older high-speed data converter, signal integrity, supply decoupling, clock quality, and output-bus timing are as important as nominal resolution. Typical uses include digital communications receivers, IF undersampling front ends, industrial measurement systems, and instrumentation requiring 12-bit conversion rates up to 65 MSPS. A suitable design should provide a low-jitter sampling clock, matched input-network values, solid reference and supply bypassing, and controlled impedance for high-speed digital traces. The principal design trade-off is throughput versus resolution: 65 MSPS is useful for wideband or undersampled signals, but 12-bit conversion does not provide the precision of higher-resolution ADCs. Confirm input bandwidth, analog range, output timing, and package-level land-pattern requirements against the manufacturer datasheet before production release. This page combines verified manufacturer and distributor information with application guidance, compatibility cautions, and source-linked technical context. Pricing, stock, lifecycle status, and full pin-level data are not stated in the supplied records and therefore are not inferred here.
AD9226ASTZ - 12-Bit 65 MSPS ADC | Analog Devices
The Analog Devices AD9226ASTZ is a 12-bit, 65 MSPS, single-channel pipelined analog-to-digital converter with an on-chip sample-and-hold amplifier and voltage reference, supplied in a 48-LQFP 7 mm x 7 mm package. It provides a parallel 12-bit data interface and operates from a single 5 V supply. The converter is designed for high-speed signal acquisition, IF undersampling, communications, instrumentation, and industrial imaging systems. An ADC is an analog-to-digital converter, a semiconductor that samples an analog voltage and produces a corresponding digital code. The AD9226 belongs to the pipelined ADC family, using multiple internal stages to convert each sample at a high throughput. Its 65 MSPS rating means the converter can acquire up to 65 million samples per second, while the 12-bit resolution represents each sample with 4096 digital codes. The parallel interface simplifies connection to FPGAs, CPLDs, DSPs, and digital capture systems. The AD9226ASTZ provides a single analog input, a differential pipeline architecture, an integrated voltage reference, and a single-supply operating design. According to the Analog Devices product page and datasheet, the device is intended for communications receivers and IF undersampling schemes, including input frequencies above the traditional Nyquist region when supported by the system design. The 12-bit resolution is suitable for many communication and measurement systems where compact digital resolution and high sample throughput are more important than very high conversion resolution. The device uses a parallel data output rather than a serial LVDS interface. This can simplify timing at moderate board speeds, but it requires routing 12 data lines plus clock and control signals on the PCB. The LQFP package provides a familiar surface-mount footprint, while the exposed package area and thermal design must be handled according to the manufacturer datasheet and board-level thermal requirements. Input and reference routing are performance-sensitive because clock, analog, digital, and return currents should be separated carefully. Typical uses include digital RF receivers, IF signal capture, communications test equipment, oscilloscope and waveform-analysis systems, industrial measurement, and embedded signal-processing platforms. A clock source must meet the converter's timing and jitter requirements, and the analog input network must provide the appropriate impedance and bandwidth. Firmware and hardware should account for the parallel output latency, clock polarity, data-valid timing, settling time, and calibration or offset behavior of the complete acquisition chain. When selecting this converter, compare resolution, sampling rate, input bandwidth, output interface, supply voltage, package, operating temperature, and system clocking rather than relying on resolution alone. This page summarizes verified manufacturer and distributor information while clearly separating specifications that were not supplied from design-dependent values that require board-level validation.
AD9226ASTZRL - 12-Bit 65 MSPS ADC | Analog Devices
The Analog Devices AD9226ASTZRL is a 12-bit, single-channel, 65 MSPS pipelined analog-to-digital converter with an integrated sample-and-hold amplifier and voltage reference, supplied in a 48-LQFP 7 mm × 7 mm package. It is designed for high-speed signal conversion where a parallel output interface and single-supply operation simplify connection to digital control, communications, instrumentation, and test systems. The verified product information identifies a 1-input architecture, industrial temperature range of -40°C to +85°C, and tape-and-reel packaging. An ADC converts an analog voltage into a digital numeric representation. The AD9226 belongs to the pipeline ADC category, where multistage internal converters operate with a latency between sampling and output availability. Its 12-bit resolution provides 4,096 digital codes, while the 65 MSPS sampling rate supports acquisition of rapidly changing signals. The integrated sample-and-hold amplifier captures the input during the sampling interval, and the internal voltage reference helps reduce the need for external reference circuitry. Key verified features include 12-bit resolution, 65 MSPS throughput, one analog input, a differential pipeline architecture, a parallel data interface, and a 48-LQFP package. The manufacturer describes the device as a monolithic, single-supply ADC fabricated on an advanced CMOS process. The sample-and-hold amplifier is specifically suited to IF undersampling schemes, including single-channel communication applications where input frequencies can reach or exceed the Nyquist frequency. The AD9226 is appropriate for communications receivers, RF and IF signal-chain conversion, radar-related instrumentation, industrial measurement systems, and digital signal-processing front ends. Because the converter uses a parallel output, the surrounding system must provide compatible digital voltage levels, sufficient data capture timing, clocking, grounding, and decoupling. The 48-LQFP footprint is suitable for conventional surface-mount assembly but requires careful attention to analog signal integrity and clock jitter. A key design consideration is ensuring that the analog input, reference, and clock paths have appropriate impedance and return paths. The datasheet should be consulted for the exact pinout, input range, output coding, timing, supply requirements, and recommended application circuit because those details are not fully available in the supplied distributor excerpts. The verified data identifies the industrial package and temperature grade, but it does not provide enough information to fabricate all electrical parameters. This page combines verified manufacturer and distributor information with package, application, selection, and design guidance. It is intended to help engineers identify the AD9226ASTZRL for high-speed conversion while clearly separating confirmed specifications from parameters that require confirmation in the official datasheet.
AD9228ABCPZRL7-40 - Quad 12-Bit 40 MSPS Serial LVDS ADC | ADI
The Analog Devices AD9228ABCPZRL7-40 is a quad, 12-bit, 40 MSPS analog-to-digital converter (ADC) with an on-chip sample-and-hold circuit, packaged in a 48-lead LFCSP-VQ (7x7 mm) with exposed pad and shipped on a 7-inch reel. It integrates four pipelined ADC channels into a single package, delivering 119 mW per channel at 65 MSPS and supporting a 1.8 V analog/digital supply. The SNR is 70 dB to Nyquist with an ENOB of 11.3 bits and SFDR of 82 dBc, making it suitable for cost- and power-sensitive multi-channel systems. An analog-to-digital converter is a mixed-signal integrated circuit that samples continuous-time analog signals and converts them to discrete digital codes for downstream DSP, FPGA, or processor consumption. Within the signal-chain taxonomy, the AD9228 sits as an ADC -> data converter -> mixed-signal IC -> semiconductor. Pipelined ADCs like this one achieve high sampling rates by cascading low-resolution stages, trading latency for throughput. Key features include 4 ADCs integrated into 1 package, a serial LVDS digital interface that reduces board-routing complexity and EMI, SPI-compatible configuration registers for per-channel gain and offset trim, and an operating temperature range of -40C to +85C. The LFCSP-VQ-48 footprint provides a low thermal resistance path through the exposed pad, enabling the quad converter to operate at full speed without external heatsinking in typical ambient conditions. The AD9228ABCPZRL7-40 is optimized for low cost, low power, and small size, while its pin-compatible 65 MSPS speed grade (AD9228ABCPZRL7-65) lets designers select the sample rate on the same PCB footprint. The integrated sample-and-hold circuit on each channel ensures matched timing skew across the four inputs, simplifying calibration in phased-array and quadrature receivers. Typical applications include medical imaging, communications base-station receivers, portable and handheld instrumentation, multichannel data acquisition, and ultrasound. Engineers choose the AD9228ABCPZRL7-40 when they need four synchronized 12-bit channels at 40 MSPS with LVDS output in a compact 7x7 mm CSP footprint. When designing with this device, ensure the exposed pad is soldered to a sufficiently large copper pour to maintain junction temperature within the -40C to +85C operating range. Decouple AVDD and DRVDD separately and place 0.1 uF bypass capacitors as close to each supply pin as possible. This page synthesizes distributor pricing, drop-in alternatives, and practical design notes not found in the manufacturer datasheet, helping engineers evaluate the AD9228ABCPZRL7-40 alongside ADI's broader quad-ADC portfolio.
AD9228BCPZ-40 - Quad 12-bit 40 MSPS Serial LVDS ADC | Analog Devices
The Analog Devices AD9228BCPZ-40 is a quad, 12-bit, 40 MSPS analog-to-digital converter (ADC) with four on-chip sample-and-hold circuits, housed in a 48-pin LFCSP-VQ (7x7 mm) package. It integrates four ADCs into a single device, consumes 119 mW per channel at 65 MSPS, and serializes the conversion data over ANSI-644 LVDS links for low-pin-count board routing. An ADC (analog-to-digital converter) is a semiconductor device that converts continuous-time analog signals into discrete digital codes at a defined sample rate. The AD9228 belongs to the pipelined ADC family within the broader data-converter category, sitting between sigma-delta (high-resolution, low-speed) and SAR (medium-resolution, high-speed) converters. Quad ADCs are used when multiple channels must be sampled simultaneously - typically in medical imaging, communications base stations, and multi-antenna receivers - because integrated quad parts reduce board area, BOM cost, and channel-to-channel timing skew versus four discrete ADCs. Key specifications include 70 dB SNR to Nyquist, 11.3-bit effective number of bits (ENOB), 82 dBc spurious-free dynamic range (SFDR) to Nyquist, ±0.3 LSB typical DNL and ±0.4 LSB typical INL. The -40 speed grade limits operation to 40 MSPS maximum; the higher-grade AD9228BCPZ-65 variant shares the same package and runs up to 65 MSPS. Programmable clock and data alignment plus built-in digital test pattern generation (deterministic, pseudo-random, and user-defined via SPI) simplify board bring-up and ATE test. Typical applications include medical ultrasound beamforming receivers, multi-channel communications IF digitization, portable instrumentation, and multi-antenna software-defined radio front ends. The 1.8 V analog supply and LVDS digital interface minimize EMI and ease interface to modern FPGAs such as the Xilinx 7-series and Intel Cyclone families. When designing with the AD9228, route analog inputs as 50 ohm differential pairs and place decoupling capacitors within 5 mm of each supply pin. Match trace lengths across the four channels when simultaneous sampling is required - the device's internal timing skew specification confirms the maximum acceptable mismatch budget. This page synthesizes distributor pricing, drop-in alternative analysis, and practical design notes that are not aggregated on the manufacturer datasheet alone.
AD9235BRURL7-40 - 12-Bit 40 MSPS 3V ADC | Analog Devices
The Analog Devices AD9235BRURL7-40 is a 12-bit, 40 MSPS, single 3 V supply, monolithic pipelined analog-to-digital converter housed in a 28-pin TSSOP (RU) surface-mount package. The device integrates a high-performance sample-and-hold amplifier (SHA), an internal voltage reference, and an on-chip duty-cycle stabilizer to maximize dynamic performance across varying input clock duty cycles. It is the 40 MSPS speed-grade variant within the broader AD9235 family, which also includes 20 MSPS and 65 MSPS versions. A pipelined ADC is a multi-stage converter architecture that processes samples in parallel sub-stages, achieving high sampling rates while keeping per-stage power dissipation low. Pipelined ADCs, in the broader ADC hierarchy, sit between successive-approximation-register (SAR) converters and flash converters, combining moderate resolution (typically 8-16 bits) with high throughput (tens to hundreds of MSPS). They are widely used in communications, instrumentation, and imaging applications where speed and resolution must be balanced against power and cost. Key features of the AD9235BRURL7-40 include a fully differential SHA input that supports user-selectable input ranges and offsets (single-ended or differential), an internal 2.5 V bandgap reference (external reference option available), CMOS-compatible digital outputs, and low power dissipation of approximately 110 mW at 40 MSPS with 3 V supply. The wide input bandwidth SHA handles multiplexed systems that switch full-scale voltage levels in successive channels and supports undersampling of IF signals well beyond the Nyquist rate. Operating temperature range spans -40°C to +85°C, making it suitable for industrial environments. Typical applications include communications IF sampling, portable and battery-powered imaging systems, multichannel multiplexed data acquisition, handheld oscilloscope front-ends, and cable-modem downstream receivers. The on-chip reference and small TSSOP footprint reduce external BOM, enabling compact designs. When using the internal reference, decouple REFT and REFB pins with high-quality ceramic capacitors; for best SFDR in multitone IF applications, the external reference mode is recommended.
AD9235BRURL7-65 - 12-Bit 65 MSPS ADC, 3V, TSSOP-28 | Analog Devices
The Analog Devices AD9235BRURL7-65 is a 12-bit, 65 MSPS pipelined analog-to-digital converter (ADC) operating from a single 3 V supply, housed in a 28-pin TSSOP package. It is a member of the AD9235 family that offers 20/40/65 MSPS speed grades, with this specific order code shipping in tape-and-reel packaging (the "RL7" suffix designates the 7-inch reel). The 65 MSPS variant provides a 70 dBFS SNR to Nyquist and 85 dBFS SFDR to Nyquist, supporting high-fidelity intermediate-frequency sampling in communication receivers. An ADC (analog-to-digital converter) is a semiconductor device that converts a continuous analog voltage into a discrete digital code at a sampling rate set by an external clock. Pipelined ADCs like the AD9235 use a multi-stage architecture that enables high sample rates at low power, while 12-bit resolution is the workhorse for cellular base stations, ultrasound imaging, and instrumentation. Within the broader taxonomy, the AD9235 sits in the data-converter category of mixed-signal ICs. Key features of the AD9235BRURL7-65 include a differential analog input with 500 MHz bandwidth, an on-chip sample-and-hold amplifier (SHA), an internal voltage reference, and ±0.4 LSB differential non-linearity (DNL). The analog input range scales from 1 V p-p to 2 V p-p, output data is available in offset-binary or twos-complement format, and an integrated clock-duty-cycle stabilizer (DCS) relaxes clock-source requirements. A proprietary front-end SHA driving the pipelined core allows IF-sampling well beyond the Nyquist limit, useful in undersampling radio receivers. Power consumption is 300 mW at 65 MSPS, and a flexible LVCMOS/TTL-compatible parallel digital interface simplifies FPGA/CPLD downstream connections. Typical applications include communications IF sampling, ultrasound and medical imaging front-ends, low-cost instrumentation, and high-speed data acquisition cards. Designers value the part when a low-power, single-supply 12-bit ADC in a compact surface-mount footprint is needed. When laying out the PCB, keep analog and digital grounds separated and join them at a single point near the ADC to limit return-path noise; place the input anti-alias filter as close as practical to the analog inputs and use a stable, low-jitter clock source to preserve SNR and SFDR. This page synthesizes distributor pricing, pin-compatible drop-in alternatives, and PCB-level design notes not found in the manufacturer datasheet, helping engineers select the right speed grade and validate second-source supply.
AD9237BCPZ-20 - 12-Bit 20 MSPS ADC 3V Low Power LFCSP-32
The Analog Devices AD9237BCPZ-20 is a 12-bit, 20 MSPS monolithic analog-to-digital converter (ADC) that operates from a single 3 V supply in a 32-lead LFCSP-WQ (5x5 mm) package. It features an integrated high-performance sample-and-hold amplifier (SHA), an on-chip voltage reference, and selectable input ranges from 1 V p-p to 4 V p-p for flexible signal conditioning. An ADC (analog-to-digital converter) is a data-acquisition integrated circuit that samples continuous analog waveforms and converts them into discrete digital codes for downstream DSP, microcontrollers, or FPGAs. ADCs form a critical link in the signal chain between analog transducers (sensors, antennas, IF stages) and digital processors, and high-speed variants such as the AD9237 typically employ pipelined architectures for high sampling rates at moderate resolution. Within the broader taxonomy, the AD9237BCPZ-20 belongs to the family of pipeline ADCs, which sit between successive-approximation (SAR) ADCs (low-power, multi-MHz) and high-speed flash/serial-lvds ADCs (hundreds of MSPS). Key differentiating specifications include ultralow power dissipation at 20 MSPS, differential analog inputs with 500 MHz full-power bandwidth, and excellent dynamic performance that includes SNR of up to 66 dBc to Nyquist and SFDR of 80 dBc to Nyquist at 65 MSPS. The part also offers DNL of ±0.7 LSB, an output enable pin for multiplexing, and CMOS-compatible digital outputs. These specifications make it well suited for imaging, communications IF sampling, and portable instrumentation. Architecturally, the AD9237 uses a multistage differential pipelined topology with output error correction logic. The on-chip reference and SHA minimize external component count, while the selectable input-span feature allows direct coupling to a wide range of op-amp and transformer front ends without external attenuators. Typical applications include ultrasound and medical imaging front ends, communications IF sampling in software-defined radios, handheld test instruments, and low-power industrial data acquisition modules. Designers often select the AD9237BCPZ-20 when migrating from the pin-compatible AD9235 for additional speed headroom. A key design consideration is proper layout of the analog and digital grounds and the use of low-noise LDOs on the 3 V supply rail to preserve SNR. The output enable pin should be tied properly to avoid bus contention during multi-ADC multiplexing. This page synthesizes distributor pricing, drop-in alternatives, and practical design notes beyond what the manufacturer's datasheet alone provides.
AD9237BCPZ-65 - 12-Bit, 65 MSPS, 3V Low-Power ADC | Analog Devices
The Analog Devices AD9237BCPZ-65 is a 12-bit, 65 MSPS, single 3 V supply, low-power analog-to-digital converter (ADC) housed in a 32-pin LFCSP-WQ (5 mm x 5 mm) package with exposed thermal pad. The part integrates a high-performance sample-and-hold amplifier (SHA), an internal voltage reference, and a pipelined core that delivers 65 MSPS conversion rate while drawing approximately 200 mW (typical) from AVDD = 3 V. Differential analog inputs support 2 V p-p full-scale swing; output data is presented as TTL/CMOS-compatible words on a single 12-bit parallel bus. The differential input architecture preserves SFDR and SNR in IF and baseband undersampling systems, making the part well-suited to communications, ultrasound, and instrumentation front ends. An ADC (analog-to-digital converter) is a mixed-signal integrated circuit that converts a continuous-time, continuous-amplitude analog waveform into a discrete-time, discrete-amplitude digital word. In the product taxonomy, the AD9237BCPZ-65 sits under ADC > data converter > mixed-signal IC > semiconductor. Pipeline ADCs such as this use a cascaded switched-capacitor architecture with a back-end digital correction block to reach sample rates from tens to hundreds of MSPS while dissipating far less power than full-flash converters - the converter IC is therefore a power-management-adjacent subsystem that sits between analog signal-conditioning circuitry and an FPGA, DSP, or dedicated clock-and-timing block in the broader signal chain. Key specifications include 12-bit resolution, 65 MSPS maximum sample rate, 69 dB SNR (typical at 65 MSPS with 2 V p-p input), 80 dBc SFDR, an internal 1.0 V reference (with optional external reference drive), and a 3 V analog supply (AVDD) plus a 2.5 V driver supply (DRVDD). The 32-pin LFCSP-WQ exposes the analog inputs, clock input, data outputs, and reference pins, while an exposed die paddle provides a low-theta thermal path required for sustained full-rate operation without derating. Pipeline architecture with 5-bit-per-stage residue gain supports 65 MSPS throughput while keeping per-sample latency low; the digital output stage is synchronized to the rising or falling input clock edge and can drive a 2.5 V CMOS bus into an FPGA capture stage. The proprietary SHA maintains > 250 MHz input bandwidth, enabling IF undersampling of carriers up to about 100 MHz. Typical applications include medical ultrasound imaging receivers, communications IF sampling (GSM/EDGE/UMTS baseband), portable instrumentation and data acquisition, and digital oscilloscope front ends. Its wide input bandwidth also supports CCD/CIS imaging and consumer video digitizers in the 20-65 MSPS class. Designers should follow the recommended layout pattern of separating AVDD/DRVDD planes and routing differential analog inputs as a 100 ohm matched pair into the ADC. The exposed paddle must be soldered to a low-impedance ground pour to keep junction rise below the 125 C operating limit; failure to do this is the most common cause of field failures in 65 MSPS pipeline ADCs. This page synthesizes verified distributor pricing, drop-in same-package alternatives, and design guidance not aggregated on any single manufacturer or distributor page.
AD9237BCPZRL7-20 - 12-Bit 20 MSPS 3V Low Power ADC | Analog Devices
The Analog Devices AD9237BCPZRL7-20 is a 12-bit, 20 MSPS, monolithic pipelined analog-to-digital converter (ADC) that operates from a single 3 V analog supply and a 2.5 V digital driver supply, housed in a 32-lead LFCSP-WQ (5 mm x 5 mm) package. The -20 speed grade delivers 20 MSPS conversion with 66 dBc SNR to Nyquist at 65 MSPS family maximum, ±0.7 LSB DNL, and 80 dBc SFDR to Nyquist at 65 MSPS, optimizing for ultra-low power consumption in compact multi-channel systems. An ADC is a data converter that transforms continuous analog input signals into discrete digital codes for downstream processing by DSPs, FPGAs, or microcontrollers. The AD9237 family sits at the interface between the analog front-end (amplifiers, filters, sensors) and the digital signal-processing chain, and belongs to the broader category of Nyquist-rate, switched-capacitor, pipeline ADCs. The pipeline architecture uses multiple low-resolution flash stages with inter-stage residue gain and digital error correction, achieving both high sample rate and low latency while consuming milliwatts of power. Key features include a differential analog input stage with selectable input spans from 1 V p-p to 4 V p-p, an on-chip high-performance sample-and-hold amplifier (SHA), an internal 1.0 V voltage reference, and a CMOS-compatible output stage with an Output Enable pin for bus multiplexing. The ADC consumes only 65 mW typical at 20 MSPS with AVDD = 3 V, making it one of the lowest-power 12-bit ADCs of its speed class. The pin-compatible AD9235 (12-bit, 20/40/65 MSPS) further simplifies system migration paths and reduces design complexity across product generations. The AD9237 uses a differential switched-capacitor pipeline core with proprietary SHA architecture that minimizes distortion at the front-end and supports a wide common-mode input range, allowing direct DC-coupling from differential drivers such as the AD8138 or AD8352. The on-chip bandgap reference and reference buffer maintain low temperature drift, and the Output Enable pin allows multiple ADCs to share a digital bus, simplifying board routing in multi-channel systems. Typical applications include portable and battery-powered imaging systems, medical ultrasound front-ends, low-cost I/Q baseband digitizers, hand-held oscilloscope input channels, and industrial inspection cameras. The wide input range scaling also makes it suitable for IF sampling in software-defined radio receivers. When designing with the AD9237BCPZRL7-20, ensure the analog and digital grounds are star-connected to the exposed pad thermal/epitaxy paddle, which must be soldered to a low-impedance ground plane for electrical performance and thermal dissipation. Use a differential input drive topology with a balun or fully differential amplifier for optimum SFDR, and decouple AVDD and DRVDD with 0.1 uF and 10 uF ceramic capacitors placed within a few millimeters of each supply pin.
AD9237BCPZRL7-65 - 12-Bit 65 MSPS ADC, 32-LFCSP | Analog Devices
The Analog Devices AD9237BCPZRL7-65 is a 12-bit, 65 MSPS monolithic pipelined analog-to-digital converter (ADC) with a high-performance sample-and-hold amplifier and integrated voltage reference, supplied from a single 3 V rail and housed in a 32-lead LFCSP-WQ (5x5 mm) package. The AD9237 family is offered in 20 MSPS, 40 MSPS, and 65 MSPS speed grades; this -65 variant is the top-speed member. According to the Analog Devices datasheet, the part is pin-compatible with the AD9235 (a 12-bit 20/40/65 MSPS ADC) enabling drop-in upgrades, and delivers 66 dBc SNR and 80 dBc SFDR to Nyquist at 65 MSPS with ±0.7 LSB DNL. What is a pipelined ADC? A pipelined analog-to-digital converter is a high-speed, multi-stage switched-capacitor architecture that resolves a few bits per stage and combines them with a digital correction stage. Compared to successive-approximation register (SAR) and flash ADCs, pipelined ADCs dominate the 10-250 MSPS range because they deliver the highest sampling rate at moderate resolution (8-14 bits) while keeping die size, power, and cost low. As a member of this category, the AD9237BCPZRL7-65 sits in the broader hierarchy: ADC -> data converter -> signal chain IC -> mixed-signal semiconductor. Key features include a flexible analog input range from 1 V p-p to 4 V p-p (differential inputs with adjustable common-mode), an output enable pin for bus multiplexing, internal voltage reference, and ultralow power dissipation scaled to speed grade (lowest at 20 MSPS, highest at 65 MSPS). The single 3 V supply and small 5x5 mm LFCSP footprint make it suited for portable and densely populated boards. Typical applications include communications IF sampling, ultrasound imaging receive channels, portable instrumentation, and low-cost medical imaging front-ends. The output enable pin is useful when multiple ADCs share a digital bus for interleaved or multiplexed data capture. Design tip: the analog inputs are differential - drive them with a low-impedance differential amplifier (such as an AD8138 or ADA4937) for best SFDR, and keep the input common-mode voltage at AVDD/2 to maximize input swing. Decouple AVDD and DRVDD separately with 0.1 uF and 10 uF capacitors placed within 5 mm of the supply pins.
AD9238BSTRL-40 - Dual 12-Bit 40 MSPS ADC | Analog Devices
The Analog Devices AD9238BSTRL-40 is a dual, 12-bit, 40 MSPS analog-to-digital converter (ADC) housed in a 64-lead LQFP (7x7 mm) surface-mount package with integrated voltage reference. It delivers 70 dBc SNR (to Nyquist) and 85 dBc SFDR, operates from a single 3 V supply (2.7 V to 3.6 V), and features dual high-performance sample-and-hold amplifiers (SHAs) with a 500 MHz differential input bandwidth. Power consumption is approximately 330 mW at 40 MSPS across both channels. An ADC (analog-to-digital converter) is an integrated circuit that samples continuous analog signals and converts them into discrete digital codes for processing by FPGAs, DSPs, or microcontrollers. The AD9238 belongs to the pipelined ADC architecture family - sub-flash converters that achieve high sample rates (tens to hundreds of MSPS) at moderate resolution (10-14 bits) by cascading low-resolution stages with digital error correction. Pipelined ADCs sit between successive-approximation (SAR) and flash converters in the speed/resolution hierarchy and dominate communications, imaging, and instrumentation markets. The -40 speed grade offers 40 MSPS sampling per channel (80 MSPS aggregate for interleaved applications), enabling baseband I/Q capture, ultrasound beamforming, and high-speed test instrumentation. Differential inputs with 500 MHz bandwidth tolerate wideband IF sampling for software-defined radio. The integrated 1.0 V reference eliminates an external component, and the on-chip SHAs front-end relaxes the requirement for external op-amp drivers. The device supports CMOS-compatible output levels on dedicated output drivers, simplifying interface to 3.3 V logic. Typical applications include medical ultrasound imaging, communications basestation receivers, low-cost digital oscilloscopes, and IF sampling for software-defined radio. In ultrasound, the dual-channel matched design supports direct-quadrature demodulation; in communications, the high spurious-free dynamic range enables multicarrier receiver architectures. When designing with the AD9238BSTRL-40, drive the analog inputs in a fully differential configuration to maximize SFDR performance. Use a low-jitter clock source (<1 ps RMS) to preserve aperture-jitter-limited SNR at high input frequencies. Decouple AVDD and DRVDD planes close to the package with separate ferrite beads. For best ENOB at the full 40 MSPS rate, operate the device with an input near -0.5 dBFS to leverage the available headroom. This page synthesizes distributor pricing, drop-in same-brand speed-grade alternatives, and practical layout guidance that is not duplicated in the manufacturer datasheet PDF, allowing engineers to make a single-source decision without a second datasheet search.
AD9238BSTRL-65 - 12-Bit, 65MSPS Dual ADC | Analog Devices
The Analog Devices AD9238BSTRL-65 is a dual, 12-bit, 65 MSPS analog-to-digital converter (ADC) operating from a single 3 V supply (2.7 V to 3.6 V), packaged in a 64-pin LQFP (7x7 mm). It integrates two high-performance sample-and-hold amplifiers (SHAs) and an internal voltage reference, with a 500 MHz, 3 dB differential input bandwidth and pipelined architecture. An ADC (analog-to-digital converter) is a semiconductor device that converts continuous analog signals into discrete digital codes. The pipelined ADC architecture is the dominant topology for sample rates from 5 MSPS to 250 MSPS because it balances high throughput with low power and small die area. Within the broader hierarchy, the AD9238 sits in the data-converter IC family, which is itself a subset of signal-chain and mixed-signal ICs used to interface real-world analog sensors and transducers with DSPs, FPGAs, and microcontrollers. Key features of the AD9238BSTRL-65 include an SNR of 70 dB to Nyquist, an SFDR of 80.5 to 85 dBc to Nyquist, and low power consumption of approximately 600 mW at 65 MSPS. The integrated dual sample-and-hold amplifiers support simultaneous sampling on both channels, eliminating inter-channel skew for time-aligned I/Q or diversity captures. Differential inputs with 500 MHz bandwidth preserve second-order distortion performance when driven from differential drivers or transformers. Architecturally, the AD9238 combines input buffers, SHA stages, quantizers, and digital error correction in a fully pipelined topology with on-chip reference, allowing the device to deliver 12-bit linearity across the full Nyquist band without external precision components. The 64-LQFP (7x7) package provides a robust thermal envelope and is widely used in instrumentation and communications PCB designs. Typical applications include ultrasound imaging front-ends, communications receivers requiring dual-baseband digitization, IF sampling in software-defined radios, and medical imaging boards. Each channel can be clocked up to 65 MSPS, making the AD9238BSTRL-65 suitable for diversity receivers, MIMO channel cards, and I/Q demodulation in base stations. When designing with this device, place the input decoupling network as close to the analog input pins as possible, route analog and digital grounds separately, and use a clock source with less than 1 ps RMS jitter to preserve SNR. The internal reference is sufficient for most designs, but an external reference can be connected if lower drift is required. This page synthesizes distributor pricing, drop-in pin-compatible alternatives, and practical design notes not found in the standalone manufacturer datasheet.
AD9238BSTZ-40 - Dual 12-Bit 40 MSPS ADC 64-LQFP | Analog Devices
The Analog Devices AD9238BSTZ-40 is a dual-channel, 12-bit, 40 MSPS pipelined analog-to-digital converter (ADC) housed in a 64-pin LQFP (7x7 mm) surface-mount package. Operating from a single 2.7 V to 3.6 V supply, it consumes 330 mW typical at 40 MSPS and integrates dual sample-and-hold amplifiers plus an internal voltage reference, eliminating the need for external reference components in many designs. An ADC (analog-to-digital converter) is a semiconductor device that converts real-world analog signals into discrete digital codes for processing by microcontrollers, FPGAs, or DSPs. Within the broader signal chain taxonomy, the AD9238 belongs to the data-converter family, specifically the high-speed pipelined ADC sub-family, which sits between successive-approximation register (SAR) ADCs (lower speed, higher precision) and flash ADCs (highest speed, lower resolution). Pipelined ADCs balance speed and resolution, making them the dominant choice for communications, medical imaging, and industrial instrumentation in the 10 to 250 MSPS range. Key specifications include a 70 dB SNR at 9.7 MHz input (per the AD9238 datasheet), 2 V p-p differential input range, and programmable on-chip input bias modes for AC-coupled or DC-coupled signal chains. The device offers flexible digital output formatting - straight binary, twos complement, and gray code - with LVDS-compatible or CMOS output options. A built-in duty-cycle stabilizer (DCS) compensates for clock duty-cycle distortion, preserving SNR across realistic clock sources. The AD9238 uses a multi-stage pipelined architecture with digital error correction. Each stage quantizes a coarse residue, amplified and passed to the next stage, enabling high throughput with moderate hardware cost. The integrated reference and sample-and-hold amplifiers allow compact PCB designs, especially in multi-channel systems where two matched converters share a common clock and reference. Typical applications include IF signal digitization in communications receivers, multi-channel data acquisition, medical ultrasound beamformers, and portable instrumentation. It is also widely used in radar processing and I/Q demodulation paths in software-defined radio. Designers should note that the AD9238BSTZ-40 is pin-compatible with the AD9248 (14-bit) and is offered in speed grades of 20 MSPS, 40 MSPS, and 65 MSPS, allowing a single PCB layout to support multiple performance tiers. Use a low-jitter clock and short, impedance-controlled analog input traces to realize the datasheet's SNR performance. This page synthesizes distributor pricing, drop-in alternatives (same-PCB variants and ADI speed-grade equivalents), and practical design notes not consolidated in the manufacturer datasheet.
AD9240AS - 14-Bit 10 MSPS ADC | Analog Devices
The Analog Devices AD9240AS is a monolithic 14-bit, 10 MSPS analog-to-digital converter operating from a single +5 V supply and packaged in a 44-pin MQFP. It combines an on-chip sample-and-hold amplifier, a programmable voltage reference, and a flexible analog input structure. The converter supports single-ended or differential input interfaces, making it adaptable to imaging, communications, medical, and data-acquisition systems. An ADC is an analog-to-digital converter, a semiconductor that samples an analog voltage and represents it as a numeric code. The AD9240 belongs to the data-converter hierarchy and uses a pipelined conversion architecture. Its 14-bit resolution supports 16,384 digital codes, while its 10 MSPS rating supports acquisition of up to 10 million samples per second. The reported power dissipation is 285 mW. Key features include 2.5 LSB integral nonlinearity, 0.6 LSB differential nonlinearity, and 0.36 LSB input-referred noise. The differential input structure accepts varying input spans and permits single-ended operation as well as differential operation. The on-chip sample-and-hold amplifier is suitable for multiplexed systems that switch full-scale voltage levels between successive samples, reducing the need for external acquisition circuitry. The AD9240's architecture is designed for low-cost, high-speed data acquisition while maintaining the resolution expected from hybrid converters. Its parallel 14-bit output supports direct connection to digital logic, FPGA fabric, DSP input latches, or data-capture hardware when timing and bus-width requirements are carefully matched. The programmable reference can be supplemented by an external reference when dc accuracy or temperature drift requirements exceed the internal-reference requirements. Typical applications include medical imaging, communications receivers, industrial data acquisition, imaging systems, and instrumentation. The differential input path can improve common-mode rejection when the source is balanced, while single-ended input simplifies lower-cost front ends. System designers should verify signal amplitude, reference voltage, clock jitter, output timing, and package-level thermal performance against the manufacturer datasheet. For PCB implementation, treat the analog input and reference paths as sensitive high-speed signal paths. Keep input and reference traces short, use controlled-impedance routing for digital outputs where appropriate, and provide stable bypass capacitance according to the datasheet. Do not infer substitute pin compatibility from similar sampling rates alone; verify the complete pinout, supply requirements, reference voltage, output coding, and timing before replacement. This page consolidates verified AD9240AS product information, package and architecture details, application guidance, and the engineering limits that matter when evaluating the converter or searching for a true drop-in replacement.
AD9240ASRL - 14-Bit 10 MSPS ADC | Analog Devices
The Analog Devices AD9240ASRL is a 14-bit, 10 MSPS monolithic analog-to-digital converter with a single analog input, one pipelined conversion path, and a parallel output interface, housed in a 44-pin MQFP package measuring 10 mm by 10 mm. An ADC is a data-acquisition IC that samples an analog voltage and converts it into a digital code for processing, storage, or transmission. The AD9240 belongs to the converter hierarchy of data converter, ADC, monolithic ADC, and semiconductor. Its 10 MSPS conversion rate supports sampled measurement of imaging, communications, medical, and data-acquisition signals, while 14-bit resolution represents 16,384 distinct output codes. The verified product information identifies a low-noise sample-and-hold amplifier, a flexible differential input structure, and support for single-ended or differential inputs with varying input spans. A single +5 V supply simplifies system power design, and the listed 285 mW low power dissipation is suitable for power-conscious acquisition systems. Integral nonlinearity error is specified at 2.5 LSB, while differential nonlinearity error is specified at 0.6 LSB. The AD9240 uses a CMOS process and a pipelined architecture to combine resolution and throughput without the power consumption associated with hybrid converters. Its parallel digital output requires a correctly timed receiving device, such as an FPGA, DSP, microcontroller, or logic interface, while analog front-end conditioning remains important when the source impedance, source noise, and input bandwidth are not already suitable for direct ADC connection. Typical uses include digital imaging systems, communications equipment, medical instrumentation, and general-purpose data acquisition. In an imaging design, the converter samples video-derived analog signals; in communications, it digitizes modulated waveforms; in medical equipment, it supports sensor digitization; and in laboratory systems, it captures repetitive or multiplexed inputs when the source circuit and sampling architecture are appropriate. The principal design consideration is preserving the converter's specified input range, bandwidth, and sampling performance through the analog network. Designers should follow the manufacturer datasheet for input impedance, voltage limits, timing, reference requirements, digital interface details, and decoupling. Because the AD9240 is marked LAST TIME BUY, new production designs should confirm lifecycle availability and consider an approved migration path before committing. This product page consolidates verified manufacturer specifications, distributor availability information, lifecycle status, application guidance, and explicitly qualified replacement information. It does not treat every similar ADC as a drop-in substitute; pin compatibility, package identity, interface behavior, and critical timing must be checked independently before redesign.
AD9240ASZ - 14-Bit 10 MSPS ADC | Analog Devices
The Analog Devices AD9240ASZ is a 14-bit, 10 MSPS monolithic analog-to-digital converter with one differential-capable analog input, parallel output, and a 44-pin MQFP package measuring 10 mm by 10 mm. According to the verified Analog Devices product listing, the device supports 10 megasamples per second and is supplied in a 44-MQFP (10x10) package. An ADC is an analog-to-digital converter, a semiconductor that samples a continuous voltage and produces a digital code for processing, storage, or transmission. The AD9240 belongs to the data-converter hierarchy: ADC, data converter, analog-to-digital conversion, and semiconductor. Its differential input structure allows single-ended or differential interfaces with different input spans, making it useful where signal integrity and common-mode rejection matter. The AD9240 includes an on-chip, low-noise sample-and-hold amplifier and a programmable voltage reference. An external reference can also be selected when an application requires different dc accuracy or temperature-drift behavior. The 14-bit resolution represents 16,384 code levels, while the 10 MSPS sampling rate supports bandwidth-limited signal acquisition rather than high-frequency waveform capture. Its parallel data interface simplifies connection to suitable digital logic, although timing and bus layout still require careful review. The converter is designed for imaging, communications, medical, and data-acquisition systems. The Analog Devices datasheet specifically notes that its input is highly flexible and that the true differential input structure supports single-ended and differential interfaces of varying input spans. The sample-and-hold amplifier is also suitable for multiplexed systems that switch full-scale voltage levels in successive channels. For a new design, verify the complete electrical limits, reference requirements, clocking method, digital output timing, package pinout, and supply requirements directly from the manufacturer datasheet. The verified product page reports the AD9240 family as LAST TIME BUY, so new production designs should confirm availability before committing to this device.
AD9240ASZRL - 14-Bit 10 MSPS ADC | Analog Devices
The Analog Devices AD9240ASZRL is a monolithic 14-bit, 10 MSPS analog-to-digital converter with one pipelined input, 0.36 LSB input-referred noise, and a 44-pin MQFP package measuring 10 mm by 10 mm. It operates from a single +5 V supply and consumes 285 mW, making it suitable for power-conscious data-acquisition and signal-processing systems. An ADC is an analog-to-digital converter, a semiconductor in the data-conversion hierarchy that samples a continuous analog voltage and produces a corresponding digital code. The AD9240 belongs to the pipelined ADC class, whose multistage architecture supports high conversion rates while providing separate resolution and speed options for instrumentation, communications, and industrial control. The AD9240 integrates a high-performance, low-noise sample-and-hold amplifier with programmable voltage-reference circuitry. According to the Analog Devices AD9240 product page, an external reference may instead be selected when an application requires different DC-accuracy or temperature-drift characteristics. Its stated integral nonlinearity is 2.5 LSB and differential nonlinearity is 0.6 LSB. The device uses a low-cost, high-speed CMOS process and a novel architecture intended to achieve the resolution and speed associated with earlier hybrid implementations at lower power and cost. Its 14-bit parallel data interface provides direct connection to FPGA, CPLD, DSP, or other digital acquisition logic without requiring a serial data link. Typical uses include industrial measurement, communications receivers, waveform acquisition, laboratory instrumentation, and embedded control. The 10 MSPS rate provides useful bandwidth for sampled signals, while the 0.36 LSB input-referred noise supports precision in the converter's native 14-bit domain. Designers should treat the analog input as a high-speed signal and use a controlled reference, suitable bypass decoupling, and short, carefully routed parallel traces. The MQFP package is not an exposed-pad design, so thermal performance depends on its specified package characteristics and PCB copper rather than an exposed thermal slug. This product page consolidates verified manufacturer specifications, sourcing information, lifecycle status, and drop-in replacement analysis. It also distinguishes verified same-package alternatives from unsupported cross-package substitutes, helping engineers plan AD9240ASZRL replacements without changing the PCB footprint.
AD9244BSTZ-40 - 14-Bit 40 MSPS ADC, 5V, LQFP-48 | Analog Devices
The Analog Devices AD9244BSTZ-40 is a monolithic, single 5 V supply, 14-bit, 40 MSPS analog-to-digital converter with an integrated sample-and-hold amplifier and on-chip voltage reference, packaged in a 48-pin LQFP (7x7 mm). It features 40 MSPS sampling, 750 MHz analog input bandwidth, and 73 dBc SNR to Nyquist, optimized for IF sampling in communications and high-performance instrumentation. An analog-to-digital converter (ADC) is a mixed-signal integrated circuit that converts continuous analog voltages into discrete digital codes, serving as the critical bridge between the analog front end and the digital signal processing domain. The AD9244 belongs to the pipeline ADC family, which interleaves multiple low-resolution stages to achieve high sample rates while maintaining low power dissipation. In the broader component taxonomy, ADCs fall under data converters, which in turn are part of the signal chain and mixed-signal IC hierarchy within power management and signal processing subsystems. Key differentiating features include 73 dBc SNR and 80 dBc SFDR at 40 MSPS, an integrated high-performance sample-and-hold that accepts differential or single-ended inputs, and a flexible CMOS-compatible digital output bus. The on-chip reference simplifies the external BOM, while the dc-coupled differential clock input supports backward compatibility with the legacy AD9226 single-pin clock scheme. Architecturally, the AD9244 uses a multi-stage pipelined architecture with proprietary input SHA design, allowing it to maintain spurious-free dynamic range across the second and third Nyquist zones. The device operates from a single 5 V analog supply, drawing approximately 380 mW at 40 MSPS, with separate digital and analog grounds that must be joined at a single point on the PCB. Typical applications include cellular basestation IF receivers, medical imaging front ends, instrumentation digitizers, and broadband communications where the device's wide analog input bandwidth makes it suitable for undersampling IF signals well above the Nyquist frequency. The wide input bandwidth also makes it a common choice for radar and sonar digitizer boards. When designing with this ADC, pay close attention to analog input common-mode voltage and use a differential driver such as the AD8138 to maximize SFDR. Decouple AVDD and DRVDD supplies separately and route them with low-impedance ground pours to avoid coupling digital switching noise into the analog front end. This page synthesizes distributor pricing, pin-compatible drop-in alternatives, and PCB layout design notes not consolidated in the manufacturer datasheet, providing a practical reference for hardware engineers evaluating the AD9244BSTZ-40.
AD9265 - 16-Bit 125 MSPS ADC | Analog Devices | Communications
The AD9265 is a 16-bit, 125 MSPS analog-to-digital converter (ADC) from Analog Devices, designed for high-performance communications applications. It operates from a 1.8 V supply and features a pipelined architecture, delivering excellent dynamic performance with low power consumption. The device is available in a 48-lead LFCSP-VQ (7x7 mm) package, making it suitable for space-constrained designs. An analog-to-digital converter (ADC) is a critical component in signal processing chains, converting continuous analog signals into discrete digital values for processing by digital systems. The AD9265 belongs to the family of high-speed, high-resolution ADCs, which are essential in applications such as software-defined radios, radar systems, and medical imaging. Its 16-bit resolution and 125 MSPS sampling rate enable precise digitization of wideband signals, balancing speed and accuracy. Key features of the AD9265 include a 16-bit resolution, sampling rates of 125 MSPS, 105 MSPS, and 80 MSPS variants, and a 1.8 V supply voltage. It offers high SNR and SFDR, making it ideal for demanding communications systems. The device also includes a differential input, a CMOS or LVDS output interface, and a flexible SPI port for configuration. Its low power dissipation and small package footprint enhance system integration. Technically, the AD9265 employs a pipelined ADC architecture, which allows high-speed conversion while maintaining high resolution. The device integrates a sample-and-hold amplifier, a reference voltage, and digital error correction, ensuring accurate conversion across the full input range. The output data can be formatted in either offset binary or two's complement, providing flexibility for various digital interfaces. Typical applications include communications receivers, radar systems, medical ultrasound, and test and measurement equipment. In communications, the AD9265's high SNR and SFDR enable reliable demodulation of complex modulated signals. In radar, its high sampling rate captures fast-rising pulses with precision. In medical imaging, the 16-bit resolution ensures fine detail in ultrasound images. When designing with the AD9265, ensure proper decoupling of the analog and digital supplies, and use a low-jitter clock source to maximize SNR. The differential input should be driven with a balanced source to achieve optimal performance. The SPI port allows adjustment of output format and test modes, which can be used to verify system integrity.
AD9268 - Dual 16-Bit 125 MSPS ADC | Analog Devices
The AD9268 is a dual, 16-bit, 80 MSPS/105 MSPS/125 MSPS analog-to-digital converter (ADC) from Analog Devices. It operates from a 1.8 V supply and is designed for communications applications where high performance, low cost, small size, and versatility are required. The device features a pipelined architecture with integrated sample-and-hold circuits, a precision internal voltage reference, and a flexible digital output interface supporting both CMOS and LVDS output modes. An analog-to-digital converter (ADC) is a critical building block in signal processing chains, converting continuous analog signals into discrete digital values for processing by DSPs, FPGAs, or microcontrollers. The AD9268 belongs to the family of high-speed, high-resolution ADCs, positioned between lower-speed precision converters and ultra-high-speed RF-sampling converters. Its dual-channel architecture enables simultaneous sampling of two signals, which is essential for I/Q demodulation in communications receivers and for multi-phase monitoring in industrial systems. Key features of the AD9268 include a 16-bit resolution with a maximum sample rate of 125 MSPS, a spurious-free dynamic range (SFDR) of 90 dBc, and a signal-to-noise ratio (SNR) of 78 dBFS. The device supports both 1.8 V and 3.3 V digital output levels, and its power dissipation is typically 1.2 W at 125 MSPS. The AD9268 is pin-compatible with the AD9258 (14-bit), allowing a simple migration path between resolutions. It also shares pin compatibility with the AD9251, AD9231, and AD9204 families for lower sample rate, low-power applications. Technically, the AD9268 uses a multi-stage pipelined architecture with digital error correction, achieving high linearity and low noise. The internal voltage reference can be overridden via the SENSE pin for external reference operation, providing flexibility in gain and full-scale range settings. The device includes a clock duty cycle stabilizer, which maintains performance even with non-50% duty cycle clocks, and a data output format selectable between offset binary and twos complement. Typical applications include communications receivers (cellular base stations, point-to-point microwave links), radar systems, medical imaging (ultrasound), and industrial data acquisition. The dual-channel capability makes it ideal for diversity reception and I/Q demodulation, where two channels must be sampled simultaneously with matched performance. When designing with the AD9268, ensure a clean, low-jitter clock source to achieve the specified SNR and SFDR. The analog input should be driven with a differential amplifier or balun to optimize performance, and the power supply pins should be decoupled with 0.1 uF and 10 uF capacitors. The device is available in a 64-lead LFCSP package, which provides excellent thermal performance and a compact footprint.
AD9268XCPZ-125 - 16-Bit 125MSPS Dual ADC | Analog Devices
The Analog Devices AD9268XCPZ-125 is a dual-channel, 16-bit, 125 MSPS analog-to-digital converter (ADC) housed in a 64-lead LFCSP-VQ (9x9 mm) package. It features a pipelined architecture, an SNR of 78.2 dBFS at 70 MHz input and 125 MSPS sampling, an SFDR of 88 dBc, and a total power dissipation of 750 mW. The device operates from a 1.8 V analog supply and a 1.8 V to 3.3 V digital supply. An analog-to-digital converter is a mixed-signal integrated circuit that samples continuous-time analog signals and produces discrete-time digital codes at a rate determined by its sampling clock. Within the broader integrated circuit taxonomy, an ADC sits at the intersection of data acquisition ICs, signal chain components, and mixed-signal processing. The AD9268 belongs to the high-speed pipelined ADC subclass, which uses cascaded gain stages with per-stage digital error correction to achieve high sample rates while maintaining 14-to-16-bit resolution. Pipelined ADCs are the workhorse of communications, software-defined radio, medical imaging, and radar systems, where gigabit-class sample throughput is required. Key features of the AD9268 include an internal sample-and-hold with very wide input bandwidth, an optional internal reference voltage buffer, programmable input range via the DCS pin, and pin compatibility with the 14-bit AD9258 and the lower-speed AD9251, AD9231, and AD9204 families. The differential analog inputs accept single-ended or differential drive, simplifying front-end filter design. The LVDS-compatible output data interface uses DDR clocking to halve the required output data rate per pin. The dual ADC architecture supports I/Q sampling in direct-conversion receivers, multi-antenna diversity systems, and medical beamforming front ends. Both channels share a common sampling clock, ensuring deterministic phase alignment between the two channels - critical for coherent signal processing. The pipelined core contributes a fixed latency of approximately 14 clock cycles, which must be accounted for in synchronous system designs. Typical applications include diversity radio receivers in cellular base stations, software-defined radio platforms, medical ultrasound imaging, portable instrumentation, and multi-channel data acquisition cards. The wide analog input bandwidth allows direct IF sampling without preceding mixer stages, simplifying the overall receiver chain. When laying out the AD9268XCPZ-125, designers should provide a solid ground plane beneath the exposed pad, route the LVDS output pairs with controlled 100-ohm differential impedance, and decouple each supply pin with a 0.1 microfarad ceramic capacitor placed as close as possible to the package. The exposed pad must be soldered to the PCB ground for both thermal dissipation and electrical reference. This page consolidates distributor pricing, verified drop-in alternatives, and practical PCB layout notes that supplement the manufacturer datasheet with information tailored to component selection engineers.
AD9280ARS - 8-Bit 32 MSPS ADC | Analog Devices
The Analog Devices AD9280ARS is an 8-bit, 32 MSPS CMOS analog-to-digital converter with a single analog input, parallel output, and a 28-pin SSOP package. It operates from a single +2.7 V to +5.5 V supply and includes an on-chip sample-and-hold amplifier and voltage reference. The converter uses a multistage differential pipeline architecture and guarantees no missing codes over the full operating temperature range. An ADC converts an analog input voltage into a corresponding digital code for processing, measurement, or transmission. The AD9280 belongs to the parallel-output ADC family within the broader semiconductor and data-converter hierarchy. Its 8-bit resolution supports 256 digital codes, while its 32 MSPS sampling rate suits video, communications, instrumentation, and industrial control systems that require rapid conversion but do not require high bit depth. The AD9280ARS provides a 0.2 LSB differential nonlinearity specification, three-state outputs, a power-down sleep mode, and an out-of-range indicator. Its parallel architecture makes digital data available directly through eight output lines after each conversion. The device is also identified as pin-compatible with the AD876-8, which helps simplify legacy board reuse where the electrical requirements match. Power consumption is listed as 95 mW at a 3 V supply in the retrieved product documentation. The single-supply design simplifies system-level power planning, while the internal reference removes the need for a separate reference circuit in straightforward designs. The optional clamp circuit supports dc restoration for video or ac-coupled signals, while the input and digital interface must still be checked against the specific board requirements. Typical uses include digital video measurement, waveform capture, communications receivers, factory test equipment, and embedded signal-processing systems. When laying out a design, preserve high-speed analog routing, provide stable supply bypassing, respect output timing requirements, and account for the clock and data acquisition system. For replacement work, verify the exact SSOP footprint, pinout, supply voltage, and timing behavior rather than relying only on the resolution and sampling-rate labels. This page combines the verified Analog Devices product information, distributor references, packaging details, application guidance, and drop-in replacement analysis to support faster engineering selection.
AD9280ARSRL - 8-Bit 32 MSPS CMOS ADC | Analog Devices
The Analog Devices AD9280ARSRL is a monolithic, single-supply, 8-bit, 32 MSPS analog-to-digital converter with an on-chip sample-and-hold amplifier and voltage reference, housed in a 28-pin SSOP package supplied on tape and reel. The converter operates from a single +2.7 V to +5.5 V supply, dissipating only 95 mW at 3 V supply while delivering 32 MSPS throughput with no missing codes guaranteed over the full operating temperature range. What is a pipelined CMOS ADC? A pipelined analog-to-digital converter is a high-speed data converter architecture that processes the analog input through multiple low-resolution stage ADCs in series, with each stage handling a portion of the conversion before passing a residue to the next stage. Pipelined ADCs sit within the broader hierarchy of ADC -> data converter -> mixed-signal IC -> semiconductor, and are the dominant architecture for sampling rates between roughly 10 MSPS and several hundred MSPS where successive-approximation (SAR) converters become too slow and flash converters become impractical. The on-chip sample-and-hold (SHA) front-end and integrated voltage reference are critical to eliminating external component count and simplifying PCB layout at high frequencies. Key features of the AD9280ARSRL include a pin-compatible upgrade path from the legacy AD876-8, differential nonlinearity (DNL) of 0.2 LSB, a power-down (sleep) mode for battery-powered applications, three-state outputs for bus sharing, and an out-of-range indicator that flags overranged input conditions. The 300 MHz onboard sample-and-hold amplifier can be configured for either single-ended or differential inputs, providing flexibility for direct-IF sampling or baseband signal acquisition. The AD9280 uses a multistage differential pipeline architecture, which provides inherent latency of several clock cycles but enables the 32 MSPS conversion rate without the power penalty of flash architectures. Internal registers and the proprietary reference design eliminate the need for external reference components, while the integrated SHA relaxes the input driver bandwidth requirement. Typical applications include video digitizers, CCD/camera imaging front-ends, digital oscilloscope front-ends, IF sampling in communication receivers, medical imaging, and low-cost consumer digital still cameras. The wide supply range supports both 3 V portable designs and 5 V industrial platforms. When designing with this ADC, ensure the analog input is driven by a low-impedance, bandwidth-appropriate buffer; the SHA 3 dB corner frequency must be considered when using the high-pass-coupling configuration. The three-state output mode requires careful bus-arbiter logic to prevent contention when multiple converters share a data bus. This page synthesizes distributor pricing, drop-in alternatives from the same AD9280 family and pin-compatible competitors, and practical design notes not found in the standalone datasheet.