ADC/DAC
Produk (2,700+)
LTC2285CUP - Dual 14-Bit 125Msps Low-Power 3V ADC | ADI
The Analog Devices LTC2285CUP is a dual 14-bit, 125 Msps low-power 3V analog-to-digital converter (ADC) housed in a 64-lead QFN (9x9 mm) package, designed for digitizing high-frequency, wide dynamic range signals. It provides two simultaneous sampling channels at 125 MSPS with AC performance of 72.2 dB SNR and 82 dB SFDR at the Nyquist frequency, while consuming approximately 150 mW per channel from a single 3V supply. The device is built for demanding imaging and communications applications where low noise, wide spurious-free dynamic range, and low power are simultaneously required. A pipelined ADC is a multi-stage conversion architecture that uses a cascade of low-resolution flash stages and digital correction logic to achieve high sampling rates with moderate-to-high resolution, while consuming far less power than a full-flash converter of equivalent resolution. The LTC2285CUP sits in the product hierarchy of: ADC -> data converter -> signal chain IC -> mixed-signal semiconductor, and is a member of ADI's broad family of low-power, high-performance 3V ADCs. Key features of the LTC2285CUP include dual 14-bit 125 MSPS conversion, integrated input PGA, single 3V supply operation, low power dissipation near 235 mW total at full speed, and pin-selectable input ranges. Differential inputs with on-chip track-and-hold circuits minimize aperture jitter, and an internal duty-cycle stabilizer compensates for variations in the clock duty cycle to preserve SNR at high input frequencies. Typical applications include cellular base-station receiver IF digitizers, ultrasound imaging front ends, cable head-end digital receivers, and high-speed digital oscilloscopes. When using the LTC2285CUP, careful attention should be paid to analog input common-mode voltage and clock jitter: the SNR degrades with finite clock aperture jitter, so designers should use a low-jitter clock source and follow ADI's standard 50-ohm matched differential input network to preserve AC performance. This page synthesizes distributor pricing, drop-in same-package alternatives, and practical design notes not consolidated in the manufacturer datasheet, helping engineers shorten part selection and BOM qualification cycles.
LTC2286CUP - Dual 10-Bit 25Msps Low-Noise 3V ADC | Analog Devices
The Analog Devices LTC2286CUP is a dual 10-bit, 25 Msps, low-noise 3V analog-to-digital converter (ADC) housed in a 64-pin QFN (9x9 mm, HVQCCN) package. It delivers 61.6 dB SNR and 85 dB SFDR at a 70 MHz input, with 110 dB channel isolation at 100 MHz, while consuming only 150 mW per device from a single 3V supply. The LTC2286 is the 25 Msps member of the LTC2288/LTC2287/LTC2286 family of dual 10-bit 3V ADCs from Analog Devices. An analog-to-digital converter (ADC) is a semiconductor device that transforms continuous analog signals into discrete digital codes for processing by digital systems. Pipeline ADCs like the LTC2286 use a multistage architecture to achieve high sampling rates while keeping power and die area low, sitting between successive-approximation register (SAR) ADCs (lower speed, lower power) and flash ADCs (highest speed, highest power) in the data-converter hierarchy. Dual-channel pipeline ADCs are especially important for communications, imaging, and I/Q demodulation where two correlated channels must be digitized simultaneously with matched gain, offset, and phase. Key features include a 61.6 dB signal-to-noise ratio (SNR) and 85 dB spurious-free dynamic range (SFDR) at a 70 MHz analog input, 110 dB crosstalk isolation at 100 MHz, and flexible input ranges up to 2 V peak-to-peak. The part supports multiplexed or simultaneous sampling of the two channels, configurable via the MUX pin, and includes an internal voltage reference as well as an option for an external reference. The 64-pin exposed-pad QFN package provides a low thermal resistance path, allowing the 150 mW typical dissipation to be handled without an external heatsink. The LTC2286 uses a proprietary multi-stage pipelined architecture with proprietary SHA front-end and on-chip sample-and-hold, internal bandgap reference, and programmable output data formatting (CMOS single-ended or LVDS). The flexible digital interface simplifies connection to FPGAs and DSPs, while the input common-mode circuitry allows DC- or AC-coupled inputs with single-ended or differential drive. Typical applications include cellular base-station receivers, I/Q demodulation in software-defined radio (SDR), medical imaging front ends, CCD imaging digitizers, and low-cost digital oscilloscope input channels. The combination of dual channels, low noise, and 25 Msps speed makes it especially attractive for IF-sampling receivers in wireless infrastructure. When designing with the LTC2286CUP, ensure the analog inputs are driven with low-impedance, bandwidth-appropriate amplifiers and that the exposed pad is soldered to a sufficient copper pour for thermal dissipation. Decoupling the 3V analog and digital supplies close to the pins is critical to achieving the rated SNR/SFDR performance. This page synthesizes distributor pricing, drop-in alternatives, and practical design notes that complement the Analog Devices datasheet, giving engineers a single reference for sourcing and selection decisions.
LTC2287CUP - Dual 10-Bit 40Msps Low Noise 3V ADC | Analog Devices
The Analog Devices LTC2287CUP is a dual 10-bit, 40 Msps low-noise 3V analog-to-digital converter (ADC) housed in a 64-pin QFN (9x9 mm) package. It integrates two matched 10-bit pipelined ADC cores with 61.6 dB SNR and 85 dB SFDR at a 70 MHz analog input, delivering imaging-quality digitisation for communications, IF-sampling, and multi-channel instrumentation front ends. An analog-to-digital converter (ADC) is a mixed-signal integrated circuit that samples a continuous-time analog voltage and produces a discrete-time digital code representing the input level. Pipelined ADCs use a cascade of low-resolution stages with inter-stage residue amplifiers to achieve high sample rates at moderate power, and dual-channel variants like the LTC2287CUP share a common reference and clock network to guarantee tight gain and offset matching between channels - critical for I/Q baseband, diversity receivers, and medical beamforming. Key specifications include 3V single-supply operation (2.85V to 3.4V), 235 mW total power dissipation at 40 Msps, 110 dB channel-to-channel isolation at 100 MHz, and selectable multiplexed or simultaneous-sampling operation. The differential inputs accept 1 Vp-p full-scale swings, and the parallel CMOS outputs are easily routed to FPGAs or DSPs with 3V LVCMOS logic. Optional duty-cycle stabiliser and internal reference are factory-trimmed to remove external component count. The pipelined architecture provides 1.5 clock-cycle latency and supports a 1 to 40 Msps sample-rate window via the CLOCK duty-cycle control pin. Independent shutdown pins reduce per-channel power in time-division applications, and the 64-lead QFN exposed-pad package delivers the thermal performance required for full-rate operation across the 0C to 70C commercial temperature range without derating. Typical applications include cellular base-station receivers, ultrasound imaging front ends, multi-carrier software-defined radio (SDR) platforms, low-cost oscilloscope channels, and instrumentation digitiser cards. Designers choose the LTC2287CUP when dual-channel 10-bit precision at 40 Msps is needed in a compact, low-power footprint. For best results, route differential analog inputs as 50 ohm controlled-impedance pairs and place 0.1 uF bypass capacitors adjacent to each supply pin. Confirm that the FPGA timing budget accommodates the 1.5-cycle pipeline latency and that the digital outputs are not loaded above 10 pF per pin to preserve SNR. This page synthesises distributor pricing, pin-compatible alternatives in the same 64-QFN footprint, and practical design notes not found in the standalone manufacturer datasheet, helping engineers shorten the selection cycle.
LTC2288CUP - Dual 10-Bit 65Msps Low-Noise 3V ADC | Analog Devices
The Analog Devices LTC2288CUP is a dual 10-bit, 65Msps low-noise 3V analog-to-digital converter (ADC) housed in a 64-pin QFN (9x9 mm) exposed-pad package. It digitizes two simultaneous channels at up to 65 million samples per second per channel from a single 3V analog supply, with a typical SNR of 61.6 dB and SFDR of 78 dB at the 65Msps rate, and supports both single-ended and differential input configurations. An ADC (analog-to-digital converter) is a mixed-signal integrated circuit that samples a continuous analog input voltage and converts it into a discrete digital code, typically for downstream processing by an FPGA, DSP, or microcontroller. The LTC2288 belongs to the pipelined-ADC class, the dominant architecture for sampling rates between 1Msps and 250Msps, where multiple low-resolution flash stages are cascaded to produce the final 10-bit code at high speed. Within the broader taxonomy, ADCs sit inside the data-converter family alongside DACs, and data converters are a subset of mixed-signal ICs and ultimately semiconductors. Key features of the LTC2288CUP include 65Msps/40Msps/25Msps speed grades selectable by part number, pin-compatible with the LTC2287 (40Msps) and LTC2286 (25Msps), a flexible differential or single-ended analog input front end, integrated input PGA, on-chip reference, and a low-voltage CMOS-compatible parallel digital output bus. The 3V single-supply operation reduces power dissipation to roughly 150 mW per channel at full speed, and the exposed-pad QFN-64 package provides a low thermal resistance of about 28 C/W for reliable operation at the upper commercial temperature limit. The pipelined architecture uses 8 cascaded 1.5-bit stages with a backend flash for the LSBs and a proprietary digital error-correction block that guarantees no missing codes at the full 10-bit resolution. This combination delivers excellent spurious-free dynamic range across the Nyquist band, making the part well-suited to wide-bandwidth signal chains. Typical applications include high-end CCD imaging, ultrasound beamforming front ends, cellular base-station IF digitizers, and communications test equipment. Design considerations include providing a low-jitter encode clock, decoupling the analog and digital supplies separately, and tying the exposed pad to a clean analog ground plane.
LTC2288IUP - Dual 10-Bit 65Msps 3V ADC | Analog Devices
The Analog Devices LTC2288IUP is a dual 10-bit, 65Msps, low-noise 3V analog-to-digital converter (ADC) housed in a 64-pin QFN (9x9 mm) package with exposed pad. The IUP suffix denotes the industrial temperature grade (-40C to +85C), and the device features two fully differential pipelined ADC channels designed for digitizing wide dynamic range signals at low power. The LTC2288 is one of three speed grades (65Msps/40Msps/25Msps) in the LTC2286/LTC2287/LTC2288 family sharing an identical pinout. A pipelined ADC is a multi-stage converter architecture that processes one sample per clock cycle after an initial pipeline delay, achieving high sampling rates while consuming moderate power. Pipelined ADCs sit within the broader ADC taxonomy (flash > folding > pipelined > SAR > sigma-delta), offering the best speed-resolution trade-off for 8-bit to 14-bit IF/baseband sampling in communications, imaging, and instrumentation. Dual-channel devices such as the LTC2288IUP are commonly used for I/Q baseband digitization where matched channel performance is critical. Key features include 10-bit resolution, 65Msps sample rate, 3V single supply operation (2.85V to 3.4V), 61dB SNR at 14MHz input, and an integrated digital error correction engine. The device supports both single-ended and differential input configurations, with input bandwidth exceeding 250MHz. The 64-QFN package provides a low thermal-resistance path via the exposed pad for reliable operation across the industrial temperature range. The LTC2288IUP is well-suited for cellular base station receivers, digital predistortion feedback paths, IF sampling in software-defined radios, medical imaging front-ends, and high-speed data acquisition modules. Its dual matched channels simplify I/Q demodulation and reduce board area by integrating two converters into one package. When designing with the LTC2288IUP, provide a low-impedance analog ground plane and stitch the exposed pad with multiple vias to a ground pour to minimize thermal and noise coupling. A 0.1uF bypass capacitor placed within 2mm of each supply pin and a clean low-noise 3V LDO (such as the LT1761) feeding AVDD ensures rated SNR performance is achieved. This page synthesizes distributor pricing, drop-in 64-QFN alternatives, and application guidance not found on standard distributor listings, providing a single engineering reference for the LTC2288IUP.
LTC2290IUP - Dual 12-Bit 10Msps Low Power 3V ADC | ADI
The Analog Devices LTC2290IUP is a dual 12-bit, 10Msps low-power 3V analog-to-digital converter (ADC) housed in a 64-pin QFN (9x9 mm) package, designed for digitizing high-frequency, wide-dynamic-range signals with 71.3 dB SNR and 90 dB SFDR. Operating from a single 3V supply, the device integrates two matched sample-and-hold channels and a pipelined architecture to deliver AC performance that holds well beyond the Nyquist frequency. An ADC (analog-to-digital converter) is a mixed-signal data-conversion IC that samples a real-world analog waveform and outputs a discrete multi-bit digital code, forming the bridge between the analog sensor/frontend domain and the digital signal-processing domain. ADCs sit inside the broader signal chain hierarchy: analog front end -> ADC -> digital signal processor (DSP/FPGA/microcontroller). Within the ADC family, the LTC2290 is a successive-approximation/pipelined SAR-pipeline hybrid optimized for high-speed IF sampling with low power consumption, a profile that places it in the data-converter IC category alongside other precision converters. Key features include 71.3 dB signal-to-noise ratio (SNR), 90 dB spurious-free dynamic range (SFDR), and ultralow crosstalk between the two ADC channels for simultaneous sampling applications. The integrated input sample-and-hold amplifier accepts single-ended or differential inputs and supports input frequencies up to and beyond the Nyquist limit, making the device suitable for undersampling IF architectures used in communications receivers. Typical applications include imaging systems, communications receivers requiring IF sampling, basestation quadrature demodulation, and portable instrumentation. The wide spurious-free dynamic range preserves signal integrity in dense spectrum environments, while the low 3V power consumption makes the part attractive for power-constrained designs. When designing with the LTC2290IUP, ensure the analog input common-mode voltage sits within the specified range and use the on-chip reference or an external low-impedance reference for optimal linearity.
LTC2291IUP - Dual 12-Bit 25Msps Low-Power 3V ADC | Analog Devices
The Analog Devices LTC2291IUP is a dual 12-bit, 25 Msps, low-power 3V analog-to-digital converter supplied in a 64-pin QFN (9x9) package with industrial temperature grade (-40C to +85C). The device integrates two matched 12-bit pipeline ADCs on a single die and supports simultaneous sampling of two analog channels, making it suitable for I/Q baseband, diversity receivers, and multi-channel imaging front-ends where board real-estate is limited. An ADC (Analog-to-Digital Converter) is a mixed-signal integrated circuit that samples a continuous analog input voltage and produces a discrete digital code proportional to that input. Pipeline ADCs in particular use a multi-stage architecture with per-stage flash sub-ADCs and DACs to achieve high sample rates (tens to hundreds of Msps) at moderate resolution (10-14 bits) while keeping power dissipation low - they sit in the converter hierarchy between flash (highest speed, lowest resolution) and sigma-delta (highest resolution, lowest speed). The dual-channel LTC2291 occupies the lower-power end of the 25 Msps class, drawing roughly 1.5W per channel. Key features of the LTC2291IUP include 71.3 dB SNR and 90 dB SFDR at the Nyquist input frequency, differential input architecture for excellent common-mode noise rejection, selectable input ranges of ±1V or ±0.5V around a common-mode level near 2V, and a flexible LVDS/CMOS output interface. The device operates from a single 2.85V-3.3V analog supply, includes an internal reference, and offers an optional external reference mode for gain accuracy. Typical applications for the LTC2291 include communications receivers (cellular base-station I/Q digitizers), medical imaging (ultrasound beamforming front-ends), high-end instrumentation (digital oscilloscopes and spectrum analyzers), and defense/multimedia systems. The combination of low power and dual-channel density also makes it a frequent choice for handheld test equipment. When designing with this part, pay special attention to analog input common-mode biasing and decoupling - the LTC2291 requires AC-coupling or DC bias networks on each input, and ground-bounce on the analog supply can couple directly into the sample clock jitter. This page synthesizes distributor pricing, drop-in alternatives, and practical design notes not found in the manufacturer datasheet.
LTC2292CUP - Dual 12-Bit 40Msps 3V ADC | Analog Devices
The Analog Devices LTC2292CUP is a dual 12-bit, 40 Msps low-power 3V analog-to-digital converter (ADC) housed in a 64-pin QFN (UP, 9x9 mm) exposed-pad package. It integrates two independent 12-bit pipelined ADC channels on a single die, each sampling at up to 40 million samples per second while consuming only 235 mW of total power from a single 3V supply (2.5V to 3.4V). The part delivers 71.3 dB SNR and 85 dB SFDR for input tones up to 70 MHz, making it well suited for digitizing wide dynamic range IF signals. What is a dual ADC? A dual analog-to-digital converter combines two matched ADC channels on one IC so that the system can digitize two analog inputs simultaneously. The LTC2292CUP belongs to the ADC family (analog-to-digital converter) -> data converter -> signal chain IC -> mixed-signal semiconductor. Each internal channel uses a pipelined multi-stage architecture that converts input samples in successive stages; this trades a small fixed latency for high sampling rates at low power, which is the standard approach for communications, imaging, and instrumentation front ends. Key features include simultaneous sampling on two channels, a flexible CMOS or LVDS digital output interface, a multiplexed (MUX) output mode that puts both channels on one bus, and selectable input ranges of 1 Vp-p or 2 Vp-p. The device also provides 110 dB channel-to-channel isolation at 100 MHz, internal duty-cycle stabilized clock generation that accepts any duty cycle from 20% to 80%, and a shutdown/power-down pin for portable applications. The exposed thermal pad of the QFN-64 package gives a theta_JA around 28 C/W with proper PCB layout, enabling 235 mW operation without a heatsink. Typical applications include cellular basestation receiver IF digitizers, portable ultrasound imaging front ends, spectrum analyzer and digital oscilloscope input stages, cable-headend downstream tuners, and multi-channel data acquisition boards for industrial inspection. The wide 70 MHz input bandwidth and high SFDR also make it appropriate for software-defined radio (SDR) and digital pre-distortion feedback paths in RF power amplifier linearization. When designing with the LTC2292CUP, route analog inputs as 50 ohm controlled-impedance traces with 100 ohm differential terminations when driving the inputs differentially, and stitch the exposed pad (EP) with at least 9 thermal vias to the inner ground plane. A low-noise LDO such as the ADP3338 should supply AVDD, and unused digital outputs may be left floating or three-stated via the OE pin.
LTC2292IUP - Dual 12-Bit 40Msps 3V ADC | Analog Devices
The Analog Devices LTC2292IUP is a dual 12-bit, 40 Msps low-power 3V analog-to-digital converter housed in a 64-pin QFN (9x9 mm) package with exposed thermal pad. It accepts two differential input channels and delivers 12-bit resolution at sample rates up to 40 Msps, making it suitable for digitizing high-frequency, wide-dynamic-range signals in imaging and communications systems. The converter is part of the LTC2293/LTC2292/LTC2291 family, which scales sampling rate (65/40/25 Msps) while sharing pinout and digital interface, simplifying multi-speed platform designs. An analog-to-digital converter (ADC) is a mixed-signal integrated circuit that samples continuous analog voltage waveforms and quantizes each sample into a discrete binary code, bridging the analog and digital domains in modern electronic systems. The LTC2292IUP belongs to the pipelined ADC subclass, which uses a multi-stage switched-capacitor architecture to achieve high sampling rates (>10 Msps) with moderate power consumption. In the broader component taxonomy, it sits as: ADC -> data converter -> mixed-signal IC -> semiconductor. Pipelined ADCs trade slightly higher latency for high throughput, and are the dominant architecture in communications infrastructure, imaging, and instrumentation front-ends. Key features of the LTC2292IUP include 71.3 dB SNR and 90 dB SFDR at the Nyquist input frequency, ensuring high spurious-free dynamic range critical for multi-carrier communications and spectral analysis. The part operates from a single 3V supply (2.85V to 3.4V), consumes approximately 120 mW per channel at 40 Msps, and supports an optional low-power shutdown mode. Its 64-lead QFN (9x9) package provides an exposed pad for low thermal resistance, enabling sustained operation in space-constrained designs without external heatsinking. The integrated input sample-and-hold and internal reference simplify external BOM, while the LVDS-compatible digital outputs (configurable in CMOS/CMOS-low-power modes) ease interface to FPGAs and DSPs. Typical applications include cellular basestation IF digitizers, ultrasound imaging receivers, portable instrumentation, and software-defined radio front-ends. The wide spurious-free dynamic range of 90 dB makes the LTC2292IUP especially attractive in scenarios where strong interferers must be rejected while small signals are captured, such as in dense multi-channel spectrum analysis or multi-carrier base-station receivers. Combined with the family scalability, designers can use the LTC2291/2292/2293 to cover a 25-65 Msps range with a single PCB layout, simplifying platform variants. When designing with the LTC2292IUP, use a low-impedance ground plane beneath the package, bypass the analog supply (pins 11/12) with both 0.1 µF and 2.2 µF ceramic capacitors placed as close to the pins as possible, and a 1 µF capacitor to ground near the reference pin. Drive the analog inputs with a low-noise differential amplifier to fully realize the 71.3 dB SNR; mismatched input amplitudes will degrade SFDR. The exposed pad must be soldered to a sufficient copper pour to keep the junction temperature within the -40°C to +85°C industrial operating range. This page synthesizes distributor stock and pricing, drop-in same-family alternatives, and practical design considerations (input driving, supply bypassing, thermal layout) not consolidated on the manufacturer product page.
LTC2293CUP - Dual 12-Bit 65Msps Low Power 3V ADC | Analog Devices
The Analog Devices LTC2293CUP is a dual 12-bit, 65 Msps, low-power 3V analog-to-digital converter housed in a 64-pin QFN (9x9 mm) package with exposed pad. It integrates two matched 12-bit pipelined ADC channels that sample simultaneously at up to 65 Msps while consuming approximately 120 mW per channel from a single 3V supply. The device achieves 71.3 dB SNR and 90 dB SFDR at the Nyquist input frequency, satisfying demanding imaging and communications signal-chain requirements. A pipelined ADC (pipelined analog-to-digital converter) is a multi-stage converter architecture that processes the analog input through successive low-resolution flash sub-ADC stages, with each stage driving an inter-stage DAC and residue amplifier. Pipelined ADCs are favored for high sample rates (10 Msps to >1 Gsps) and resolutions from 8 to 16 bits because they balance speed, latency, and active power far better than flash or successive-approximation architectures. In the broader signal-chain taxonomy, a pipelined ADC sits below sigma-delta ADCs (which dominate high-resolution low-bandwidth instrumentation) and above general-purpose SAR ADCs (which serve kilounit-per-second precision measurements). LTC2293CUP therefore occupies the communications-and-imaging niche where 12-bit resolution and 65 Msps are jointly required. Key features include two simultaneously-sampling 12-bit ADC channels, an internal 2.5V reference that can be overdriven by an external reference via the SENSE pin, separate analog input (VA) and digital output (VD) supplies for noise isolation, and an exposed thermal pad that lowers junction-to-board thermal resistance. The differential input architecture supports single-ended or differential drive with input common-mode centered around 1.5V, simplifying interface to IF-stages, baseband filters, and CCD/CIS analog front-ends. The LTC2293CUP supports high-impedance CMOS-compatible outputs and configurable full-scale range. The 64-lead QFN (9x9 mm) footprint matches the LTC2292/LTC2291 (40 Msps / 25 Msps) and is pin-compatible with the LTC2221 family, allowing system designers to scale sampling rate by simply substituting the ADC without re-laying-out the PCB. Typical applications include cellular base-station receiver IF digitizers, ultrasound imaging arrays, cable-headend QAM/QPSK demodulators, CCD/CIS imaging pipelines, portable instrumentation, and multi-channel data-acquisition cards for industrial inspection. In each of these use cases, the LTC2293CUP's combination of dual channels, 12-bit resolution, and 65 Msps sample rate cuts board area, BOM cost, and software complexity versus two discrete single-channel ADCs. When designing with the LTC2293CUP, separate analog and digital ground planes and stitch them only under the IC's exposed pad to prevent digital switching noise from coupling back into the analog input. Use short, matched-length differential traces from the input driver to keep aperture-delay mismatch below 0.3 LSB at full clock rate. This page synthesizes distributor stock and pricing across DigiKey, Mouser, and Octopart, pin-compatible LTC2293/LTC2292/LTC2291 family drop-ins, and PCB-layout design notes that go beyond the manufacturer datasheet to help engineers shortlist a replacement or build a dual-channel 65 Msps acquisition front end on a 9x9 mm footprint.
LTC2294CUP - Dual 12-Bit 80Msps 3V ADC | Analog Devices
The Analog Devices LTC2294CUP is a dual 12-bit, 80 Msps low-power 3V analog-to-digital converter (ADC) housed in a 64-lead QFN (UP) 9x9 mm package with exposed pad. It integrates two 12-bit pipelined ADC channels that can be clocked up to 80 Msps from a single 3V supply (2.7V to 3.4V), drawing only 422 mW of total power. The device is offered in commercial (0C to +70C) temperature grade and supports both multiplexed and separate data bus modes for flexible downstream FPGA or ASIC interfacing. An ADC (analog-to-digital converter) is a mixed-signal integrated circuit that samples continuous analog voltages and outputs discrete digital codes at a fixed sampling rate. Pipelined ADCs, the architecture used in the LTC2294, cascade multiple low-resolution flash stages to achieve high sample rates (tens of Msps and above) with moderate power consumption and small die area. This makes them the dominant architecture for communications, imaging, and instrumentation applications requiring conversion of IF or baseband signals in the 1-100 MHz range. Key specifications include 70.6 dB SNR and 90 dB SFDR at 70 MHz input, ±0.4 LSB INL (typical), ±0.2 LSB DNL (typical), 110 dB channel isolation at 100 MHz, and a flexible input range of 1 Vp-p to 2 Vp-p. Optional internal dither is provided to improve SFDR when the input approaches full-scale and the spectrum would otherwise exhibit integral non-linearity spurs. A separate output supply pin permits the digital outputs to drive 3V, 2.5V, or 1.8V logic without level shifters. Typical applications include cellular base-station IF sampling, multi-channel imaging arrays, portable test and measurement front-ends, ultrasound beamformers, and low-cost digital oscilloscope input channels. The combination of dual channels and low power also suits multi-antenna diversity receivers in software-defined radio. When designing with this part, allocate the exposed pad directly under the package to a continuous ground pour and stitch it with at least 9 thermal vias to the inner ground plane. Drive the analog inputs with a low-impedance differential buffer (such as the AD8138 or AD8352) and bypass both AVDD and OVDD pins with 0.1uF ceramic capacitors placed within 2 mm of each pin. This page aggregates distributor pricing, drop-in LTC22xx/LTC23xx family alternatives, and PCB/thermal design guidance not present in the manufacturer datasheet, providing information gain beyond stock parametric listings.
LTC2295CUP - Dual 14-Bit, 10Msps Low Power 3V ADC | Analog Devices
The Analog Devices LTC2295CUP is a dual 14-bit, 10 Msps low-power 3V analog-to-digital converter (ADC) housed in a 64-pin QFN (9x9 mm) package with exposed pad. It integrates two complete 14-bit pipelined ADC channels, supports single 3V supply operation, and delivers 74.4 dB SNR and 90 dB SFDR for high-frequency signal digitization. Typical power consumption is 120 mW at full 10 Msps throughput, and the -CUP suffix denotes the commercial 0C to +70C operating temperature grade. A pipelined ADC is a high-speed analog-to-digital converter architecture that processes the analog input through multiple low-resolution stage converters, then digitally corrects the result to produce a high-resolution output. This architecture enables sample rates in the tens to hundreds of megasamples per second while maintaining low power consumption. Within the broader signal chain hierarchy, a pipelined ADC sits between successive-approximation register (SAR) ADCs (which trade speed for power) and flash ADCs (which trade resolution for speed). The LTC2295CUP specifically targets the dual-channel, mid-speed, low-power segment used in communications infrastructure, imaging, and portable instrumentation. Key performance features include 575 MHz full-power input bandwidth sample-and-hold, 110 dB channel-to-channel isolation, and a flexible input range up to 2 Vp-p. The device accepts a single-ended or differential analog input, supports multiplexed or separate data buses, and provides CMOS-compatible digital outputs. The integrated dual-channel architecture eliminates the need for two separate ADC ICs, saving board space and simplifying clock routing in multi-channel data-acquisition systems. The LTC2295CUP is built on a BiCMOS process and uses a multi-stage pipelined architecture with digital error correction to achieve its 14-bit linearity. The wide input bandwidth (575 MHz) significantly exceeds the Nyquist frequency for 10 Msps operation, allowing AC performance to be maintained well beyond the first Nyquist zone - critical for undersampling IF signals in communications receivers. The architecture includes internal references and timing circuits, reducing external component count. Typical applications include cellular base-station IF digitizing, ultrasound imaging front-ends, portable instrumentation, low-power radar signal acquisition, and dual-channel data acquisition systems. The combination of low power (120 mW), dual channels, and high AC performance makes the LTC2295CUP particularly suitable for handheld or battery-powered test equipment where dual-channel capability is required. Designers should note that the LTC2295CUP requires careful analog input network design (typically a transformer-driver or op-amp driver with anti-alias filter) to fully realize the 74.4 dB SNR. The exposed pad must be soldered to the PCB ground plane for thermal dissipation and electrical performance. The CLK input requires a low-jitter source to maintain SNR at high input frequencies. This page synthesizes distributor pricing from DigiKey and Mouser, drop-in same-package alternatives from the LTC22xx family, and practical design notes not found in the standalone manufacturer datasheet.
LTC2296CUP - Dual 14-Bit 25Msps Low Power ADC | Analog Devices
The Analog Devices LTC2296CUP is a dual 14-bit, 25 Msps low-power 3V analog-to-digital converter housed in a 64-pin QFN (9x9 mm) package. It integrates two independent 14-bit pipelined ADCs with a single 3V supply and consumes just 150 mW at full sampling rate, making it well suited for space- and power-constrained multi-channel systems. A pipelined ADC is a high-speed analog-to-digital converter architecture that processes the input sample in successive pipeline stages, achieving conversion rates of tens to hundreds of megasamples per second while maintaining 12- to 16-bit resolution. The pipelined approach places the LTC2296CUP in the broader hierarchy of successive-approximation (SAR) and pipelined ADCs, which sit under data-converter ICs, which in turn belong to the signal-chain and data-acquisition semiconductor categories. Key features include 74 dB SNR and 85 dB SFDR at 70 MHz input, 110 dB channel-to-channel isolation at 100 MHz, 1.5 V or 2 V selectable full-scale input range, and flexible multiplexed or separate data outputs. The part supports both single-ended and differential inputs and includes an internal reference. Typical applications include portable ultrasound imaging, basestation diversity receivers, communications transceivers, low-power instrumentation, and ATE (automatic test equipment) multichannel data acquisition. When designing with this device, ensure low-noise analog input routing, adequate bypass on AVDD/OVDD rails, and careful clock jitter control. The exposed pad must be soldered to a low-impedance ground plane for thermal and electrical performance. This page synthesizes distributor pricing, drop-in alternatives, and practical design notes not found in the manufacturer datasheet.
LTC2297CUP - Dual 14-Bit 40Msps 3V ADC | Analog Devices
The Analog Devices LTC2297CUP is a dual 14-bit, 40 Msps, low-power 3V analog-to-digital converter (ADC) housed in a 64-pin QFN (9x9 mm) package with exposed pad. Each of the two integrated ADCs delivers 14-bit resolution at 40 Msps sampling rate from a single 3V analog supply, with separate analog inputs and digital outputs for simultaneous IF or baseband sampling. A pipelined ADC (analog-to-digital converter) is a multi-stage converter architecture that achieves high sampling rates at moderate resolution while preserving low power consumption; the LTC2297 family (LTC2296/2297/2298) operates at 25/40/65 Msps respectively. ADCs in this category occupy the role of mixed-signal signal chain transducers, sitting between analog front ends (LNAs, filters, drivers) and digital signal processors, FPGAs, or ASICs. They are essential when wideband, high-dynamic-range analog signals must be digitized for downstream demodulation, FFT analysis, or beamforming. Key features of the LTC2297 include 73.4 dB signal-to-noise ratio (SNR) at 5 MHz input, 85 dB spurious-free dynamic range (SFDR), and 75 dB channel-to-channel isolation. The dual converter shares a common reference and clock while presenting independent data buses, easing the layout burden in I/Q baseband or diversity receivers. Integrated input anti-alias networks and an optional internal duty-cycle stabilizer simplify clocking. Operating current is roughly 120 mW per channel at 40 Msps. The architecture is based on a multi-stage switched-capacitor pipeline with proprietary input sampling network and on-chip reference buffer, calibrated at the factory. Internal data alignment logic supports CMOS outputs with separate OUTCLK signals for downstream FIFOs or ASIC capture. Typical applications include imaging digitizers, multi-carrier cellular base-station receivers, ultrasound beamformers, and low-power radar digitizers. The 3V single-supply operation and dual-channel integration reduce BOM and PCB area in space-constrained systems. Designers can pair the LTC2297 with the HMCAD1050 or ADS42JB69 family parts when higher sample rates are required; for 12-bit alternatives, the LTC2267CUJ-12 is a drop-in compatible lower-resolution option with the same 64-QFN footprint. A 1ku list price starting at $42.68 reflects its industrial-grade positioning. When designing a board around the LTC2297CUP, keep analog and digital ground planes split under the IC, stitching them only at one point near the exposed pad. Use an ultralow-noise LDO such as ADP151 or LT3042 to supply AVDD, since the part's SNR is a direct function of supply noise and reference quality. Decouple each analog supply pin with a 10 uF ceramic in parallel with 0.1 uF placed within 5 mm of the pin. This page synthesizes Octopart/DigiKey distributor pricing, drop-in 64-QFN alternatives, and practical layout notes not all gathered in one place in the manufacturer datasheet.
LTC2297IUP - Dual 14-Bit 40Msps Low Power ADC | Analog Devices
The Analog Devices LTC2297IUP is a dual 14-bit, 40 Msps low-power 3V analog-to-digital converter (ADC) housed in a 64-pin QFN (9x9 mm) exposed-pad package. It integrates two matched 14-bit pipelined ADC channels, supports single 2.85V to 3.4V supply operation, and delivers 74 dB SNR plus 85 dB SFDR for input frequencies up to 70 MHz, making it well suited for digitizing wide-dynamic-range baseband and IF signals. A pipelined ADC is a high-speed sampling architecture that uses multiple low-resolution stages to convert an analog input into a digital code in successive clock cycles, achieving sample rates from a few Msps to over 100 Msps while keeping analog input bandwidth high. The LTC2297IUP belongs to the dual pipelined ADC category, which sits inside the broader data-converter IC family under the mixed-signal power management hierarchy. The integrated dual-channel topology halves board area, simplifies clock routing, and provides 110 dB channel isolation at 100 MHz, eliminating the need for two discrete ADC ICs in space-constrained designs. Key performance features include 235 mW total power dissipation at 40 Msps (lowering to 150 mW at 25 Msps), an optional duty-cycle stabilizer that relaxes clock-duty-cycle tolerance, and pin-selectable multiplexed or separate data-bus output modes. The LVDS-compatible or CMOS-adjustable output interface simplifies connection to FPGAs and DSPs. The 64-lead QFN exposed pad provides a thermal resistance of roughly 28 C/W, allowing continuous full-speed operation without a dedicated heatsink in typical 25C ambient designs. The LTC2297IUP uses a switched-capacitor front end optimized for single-ended or differential analog inputs, and internal reference circuitry supports an external 1.5V or 2.5V reference for full-scale range flexibility. Typical applications include cable-modem downstream receivers, cellular basestation IF digitizers, multi-channel data-acquisition cards, low-cost digital oscilloscopes, and broadband I/Q demodulation stages for software-defined radio platforms. When designing with this part, place the 0.1uF, 2.2uF, and 1uF ceramic bypass capacitors as close as possible to the analog supply pins (11 and 12) per the manufacturer reference design. The exposed pad must be soldered to a continuous ground plane for both electrical grounding and thermal dissipation. For dual-channel simultaneous sampling, route the analog inputs as matched-length differential pairs to preserve the 110 dB channel-isolation specification. This page synthesizes distributor pricing, drop-in pin-compatible alternatives, and practical PCB design notes not aggregated on any single manufacturer or distributor page.
LTC2298IUP - Dual 14-Bit 65Msps 3V ADC | Analog Devices
The Linear Technology/Analog Devices LTC2298IUP is a dual 14-bit, 65 Msps low-power 3V analog-to-digital converter (ADC) housed in a 64-pin QFN-EP (9x9 mm) exposed-pad package. It integrates two simultaneously-sampling pipelined ADC channels with 74.3 dB SNR and 90 dB spurious-free dynamic range (SFDR) at the Nyquist input frequency, making it suitable for demanding imaging and communications signal chains. The wideband front-end sample-and-hold accepts single-ended or differential inputs and supports AC performance at IF frequencies up to 70 MHz and beyond. A pipelined ADC is a multi-stage converter architecture that resolves an input sample in successive low-resolution sub-conversions, then digitally combines the partial results into the final high-resolution output word. This topology achieves a favorable trade-off between sample rate, resolution, and power, and it sits inside the broader analog-to-digital converter family, which in turn belongs to the data-converter category of mixed-signal integrated circuits. Pipelined ADCs dominate the >10 Msps, >10-bit performance tier, where successive-approximation (SAR) and delta-sigma ADCs cannot deliver the required throughput. Key features include fully differential input capability, an internal sample-and-hold, programmable input range, and a CMOS-compatible parallel data interface. The device operates from a single 3V analog supply (2.7V-3.4V range) with separate analog and digital supply pins that isolate the noise-sensitive front-end from the switching outputs. Low power consumption makes the LTC2298IUP well-suited to multi-channel systems where thermal density is a concern. Typical applications include medical imaging front-ends, multi-antenna software-defined radio (SDR) receivers, ultrasound beamforming, handheld test instrumentation, and industrial digitizers. The dual-channel integration lets system designers replace two discrete ADCs with one IC, shrinking PCB area and reducing bill-of-materials cost. Pipeline latency must be accounted for in closed-loop control applications; the LTC2298IUP is therefore preferred for open-loop data acquisition paths rather than tight servo loops. When designing with this part, provide a clean analog ground plane, place the decoupling capacitors as close as possible to the analog (AVDD) and digital (OVDD) supply pins, and expose the EP thermal pad with multiple thermal vias to the inner ground plane. The CMOS outputs generate fast edges that should be length-matched and series-terminated to limit reflections on the parallel data bus. As of 2026-10-13, the part remains in production, so lead time should be confirmed against current distributor stock.
LTC2299CUP - Dual 14-Bit 80Msps Low Power 3V ADC | Analog Devices
The Analog Devices LTC2299CUP is a dual 14-bit, 80Msps, low-power 3V analog-to-digital converter (ADC) housed in a 64-pin QFN (UP, 9x9 mm) package with exposed thermal pad. It integrates two matched 14-bit pipeline ADC cores, draws 444 mW total from a single 3V supply (range 2.7V to 3.4V), and delivers 73 dB SNR plus 90 dB SFDR at a 70 MHz input - performance levels reserved for high-end imaging and communications signal chains. A pipelined ADC is a successive-stage converter architecture in which coarse quantization, residue amplification, and fine quantization are pipelined across clocked analog stages. Each stage resolves a few bits and passes an amplified residue to the next, allowing conversion of one new sample per clock cycle at high sampling rates while keeping analog complexity per stage low. The dual 14-bit ADC category sits within the broader ADC taxonomy (flash -> pipelined -> successive-approximation -> sigma-delta), trading absolute single-shot latency for high sustained throughput - ideal for digitizing repetitive or continuous waveform content such as RF I/Q, ultrasound echo arrays, and baseband communications streams. Key features include 80Msps guaranteed sampling rate, a flexible input range to 2V P-P (1V P-P or 2V P-P selectable), 110 dB channel-to-channel isolation at 100 MHz, multiplexed or separate data bus modes, and an optional internal dither circuit for improved SFDR when input tones fall close to Nyquist. The 64-QFN (9x9) exposed-pad package achieves low thermal resistance suitable for sustained multi-MHz dual-channel acquisition without external heatsinking. Typical applications include cellular base-station receive paths, medical ultrasound imaging front ends, cable-headend QAM demodulation, broadband instrumentation, and radar IF sampling - any dual-channel system where 73 dB SNR and 90 dB SFDR at 70 MHz IF translate directly into usable dynamic range. When designing with this device, observe the recommended 0.1 uF plus 2.2 uF analog supply bypassing and place them within millimeters of the supply pins; failure to do so will degrade SFDR and channel isolation. The exposed pad must be soldered to a continuous ground plane to achieve the rated thermal and RF performance.
LTC2299IUP - Dual 14-Bit 80Msps 3V ADC | Analog Devices
The Analog Devices LTC2299IUP is a dual 14-bit, 80Msps low-power 3V analog-to-digital converter (ADC) housed in a 64-pin QFN (9 mm x 9 mm) package with exposed pad. It digitizes two simultaneous high-frequency channels with AC performance of 73 dB SNR and 90 dB SFDR, well beyond the Nyquist frequency, while drawing approximately 125 mW total power from a single 3V analog supply. The pipelined architecture provides 14 bits of resolution at sampling rates up to 80 Msps, and a separate digital output driver supply (OVDD) allows direct interface to 3V, 2.5V, 1.8V, or 1.5V logic families without external level shifting. An ADC (analog-to-digital converter) is a mixed-signal integrated circuit that samples a continuous-time analog waveform and converts each sample into a discrete digital code. Higher-order converters such as pipelined 14-bit parts sit at the high end of the performance spectrum, combining wide input bandwidth with high spurious-free dynamic range, and serve as the critical bridge between analog front ends (amplifiers, filters, mixers) and downstream DSP or FPGA-based processing. The LTC2299IUP belongs to the pipelined ADC sub-family, suitable for multi-carrier base stations, medical imaging receivers, and broadband data acquisition. Key features include 73 dB SNR and 90 dB SFDR at the 70 MHz input frequency with -1 dBFS amplitude, an input bandwidth greater than 575 MHz, optional internal dither for SFDR improvement, and a low 125 mW power dissipation. The package integrates a thermally efficient exposed pad (eP), and Pin 1 is identified by a top-side dot. The device supports industry-standard CMOS output modes and operates across an industrial temperature grade. The architecture uses two matched pipelined cores with shared reference and bias circuits. Each pipeline resolves 14 bits in successive 1.5-bit stages, with on-chip output error correction. An internal dither DAC can be enabled via a serial interface to randomize residual stage non-linearities and improve SFDR for repetitive input signals by up to 3 dB in narrowband undersampling applications. Typical applications include cellular basestation receivers, medical imaging (CT, ultrasound front-ends), cable head-end digitizers, spectrum analysis, and multi-channel data acquisition systems. The dual-channel integration reduces both board area and BOM cost in systems that sample I/Q baseband or two phased-array antennas. When designing with the LTC2299IUP, treat the exposed pad as the primary thermal path and the primary ground return. Use a low-inductance ground via array directly beneath the eP, separate analog and digital ground planes, and place the input coupling network as close to the analog input pins as possible to preserve the 575 MHz analog input bandwidth. This page consolidates distributor pricing, industrial-grade temperature range specifications, and drop-in alternatives into a single reference sourced from the manufacturer datasheet and current distributor listings.
LTC2309CF - 8-Ch 12-Bit SAR ADC I2C 20-TSSOP | Analog Devices
The Analog Devices LTC2309CF is a low-noise, low-power, 8-channel, 12-bit successive approximation register (SAR) analog-to-digital converter with an I2C-compatible serial interface, housed in a 20-pin TSSOP (CF) package. It features a fast 1.3 microsecond conversion time, 8 single-ended or 4 differential input channels, an integrated 2.5V internal reference, and a fully differential sample-and-hold circuit that suppresses common-mode noise. The device operates from a single 5V supply and supports an external reference option for higher-accuracy applications. A SAR ADC (successive-approximation-register analog-to-digital converter) is a class of ADC that performs a binary search through successive bit trials to converge on the input voltage, combining the compact form factor and low power of a sigma-delta with the speed and deterministic latency of a flash converter. SAR ADCs sit within the broader hierarchy of data converters (ADC -> data converter -> signal chain IC -> semiconductor), and are preferred when applications demand accurate, single-shot conversions of multi-channel analog inputs at moderate sample rates. Key features of the LTC2309CF include 73 dB SINAD and 73 dB common-mode rejection at the analog inputs, an I2C-compatible 2-wire serial interface with hardware-address pins that allow up to nine devices on one bus, an automatic channel sequencer, and a power-down mode that drops supply current to under 1 microampere between conversions. Internal calibration circuitry and an integrated 2.5V reference with low 10ppm/C drift ensure stable conversion accuracy across temperature. The 20-pin TSSOP package measures 6.5 mm x 4.4 mm x 1.0 mm, making it suitable for space-constrained industrial and instrumentation boards. The part carries the CF suffix, which denotes the 20-pin TSSOP package (the alternate LTC2309CUF denotes a 24-pin QFN package). Typical applications include industrial process control and multi-channel data acquisition, portable and battery-powered instrumentation, programmable logic controller (PLC) analog input modules, and medical instrumentation such as patient monitoring front-ends. The integrated sequencer and I2C interface keep microcontroller pin count and firmware overhead minimal. When designing with the LTC2309CF, ensure the input signal does not exceed the supply rails and add an external anti-aliasing RC filter on each analog input to limit out-of-band noise. The I2C address pins allow multi-slave addressing on a shared bus, and the power-down mode should be invoked during idle intervals to maximize battery life in portable designs.
LTC2309CUF - 8-Ch 12-Bit SAR ADC I2C | Analog Devices
The Analog Devices LTC2309CUF#PBF is a low-noise, low-power, 8-channel, 12-bit successive-approximation analog-to-digital converter (SAR ADC) with an I2C-compatible serial interface, housed in a 24-pin QFN (4x4 mm) package. It integrates a 2.5 V internal reference, a fully differential sample-and-hold amplifier, and an internal oscillator that achieves a fast 1.3 us conversion time while consuming only 1.5 mW at 14 ksps from a single 5 V supply. A SAR ADC (successive-approximation-register analog-to-digital converter) is a precision data-conversion architecture that performs a binary search across an internal capacitive DAC to resolve an input voltage in N clock cycles. SAR ADCs are widely used for multi-channel data-acquisition systems in industrial, instrumentation, and sensor-monitoring applications because they offer deterministic latency, no-pipeline-delay sampling, low-power operation, and excellent DC accuracy. The LTC2309CUF belongs to the broader ADC > data converter > mixed-signal IC category, serving as a precision analog front end that digitizes real-world signals for downstream microcontrollers, DSPs, and FPGAs. Key features include 8 single-ended input channels (or 4 differential pairs via the MUX), 73.4 dB SINAD, guaranteed no missing codes, an I2C-compatible 2-wire serial interface, automatic sleep mode that drops current to 35 uW between conversions, and an external reference option for systems requiring a custom full-scale range. The internal reference maintains low drift, and the input multiplexer supports both unipolar 0-5 V and bipolar ±5 V operating modes by configuring the COM pin as either ground or 2.5 V. The LTC2309CUF uses a charge-balancing switched-capacitor DAC architecture combined with an internal precision bandgap reference, achieving 12-bit DNL of ±0.5 LSB (typical) and INL of ±0.5 LSB. The differential sample-and-hold rejects common-mode noise from industrial environments, and the device supports both 0 V to 5 V unipolar and ±5 V bipolar input ranges, allowing direct connection to most industrial sensor outputs, strain-gauge bridges, and thermocouple signal-conditioning outputs without external signal conditioning. Typical applications include multi-sensor industrial monitoring, portable instrumentation, and embedded data-acquisition systems where compact PCB area and low power are essential. Engineers select this part when they need 8 channels of 12-bit precision in a tiny 4x4 mm QFN footprint, with simple I2C wiring to a host microcontroller, while keeping total system current below a few milliamps. When designing with this device, ensure the I2C address-select pin (ADR) is tied high or low (or left floating for the third address) to set one of three possible 7-bit slave addresses, avoiding conflicts on a shared I2C bus. Decouple VDD with a 10 uF tantalum in parallel with a 0.1 uF ceramic capacitor placed within 5 mm of the supply pin to keep digital switching noise out of the analog domain.
LTC2309IF - 12-Bit 8-Ch SAR ADC, I2C, 5V | Analog Devices
The Analog Devices LTC2309IF (industry -40C to +85C grade) is a low-noise, low-power, 8-channel, 12-bit successive-approximation analog-to-digital converter (ADC) with an I2C-compatible serial interface, internal reference, and fully differential sample-and-hold circuit, housed in a 20-lead TSSOP package. A SAR ADC is a successive-approximation-register analog-to-digital converter that performs bit-by-bit conversion using a binary search across an internal capacitive DAC; this architecture delivers deterministic latency, excellent DC accuracy, and very low power consumption compared to pipeline or delta-sigma ADCs. The LTC2309 belongs to the data-converter IC hierarchy: ADC -> successive-approximation ADC -> data acquisition IC -> mixed-signal semiconductor, and is intended for multi-channel sensor monitoring in space- and power-constrained embedded systems. Key headline specifications include 12-bit resolution, 8 single-ended or 4 differential analog input channels, 1.3 microsecond conversion time per channel using an internal oscillator, an integrated 2.5V reference (10 ppm/C typical drift), I2C-compatible two-wire serial interface with standard (100 kHz), fast (400 kHz), and high-speed (3.4 MHz) mode support, and 300 microampere typical supply current at 1 ksps throughput. An external reference can also be driven into the REFIN pin for ratiometric or shared-rail designs. Architecturally, the device combines an 8-to-1 input MUX, a low-charge-input SHA front end, a capacitive-charge-redistribution SAR core, and a 2.5V bandgap reference. The fully-differential topology rejects common-mode noise and supplies/wide, while the I2C interface supports two address-select pins (AD0, AD1) to place four LTC2309 devices on the same bus for up to 32 channels. Internal Burst and Nap modes plus the I2C power-down command keep average current well below the 300 microamp quiescent figure in duty-cycled applications. Typical use cases include multi-cell battery monitoring in portable instruments, 4-20 mA industrial sensor conditioning, isolated thermocouple / RTD digitizers, multiplexed data-acquisition front ends, and automotive cabin-temperature or HVAC sensor reading. Pin-for-pin compatible parts make it straightforward to migrate to higher-resolution devices when system SNR headroom becomes a limiting factor. When designing, place 1 microfarad ceramic bypass capacitors at REF and VDD, keep analog and digital grounds separated until they join under the ADC, and consider tying unused analog inputs to ground through 1 kilohm to minimize charge-injection crosstalk. This page synthesizes distributor stock, parametric alternatives, application circuits, and layout notes that are not assembled in the manufacturer datasheet.
LTC2312CTS8-12 - 12-Bit 500ksps SAR ADC, TSOT-23-8 | Analog Devices
The Analog Devices LTC2312CTS8-12 is a 12-bit, 500 ksps successive-approximation-register (SAR) analog-to-digital converter (ADC) supplied in a compact 8-pin TSOT-23 surface-mount package. Drawing only 3 mA from a single 3 V or 5 V supply, the part combines a high-speed SPI/QSPI/MICROWIRE-compatible serial interface with an integrated low-drift 2.5 V reference (20 ppm/°C max) and reference buffer to deliver a complete, high-performance, space-saving data-acquisition front end. A SAR ADC is a comparator-based converter that performs a binary search across an internal capacitive DAC to resolve the analog input in one conversion cycle per clock, sampling at the SCK edges. Compared with sigma-delta converters, SAR ADCs offer deterministic latency and faster throughput without requiring complex decimation filters; compared with pipeline ADCs, SAR ADCs typically trade peak sample rate for much lower power consumption at equivalent resolution. This positions the LTC2312CTS8-12 in the high-speed low-power data-acquisition niche, sitting between general-purpose microcontrollers with integrated ADCs and full industrial-grade sigma-delta front ends. Key features of the LTC2312-12 include ±0.5 LSB INL (max) for 12-bit linearity, a true no-latency sampling architecture, a 1.8 V to 5 V wide I/O logic interface for digital-host flexibility, an external REF pin for user-supplied references, and a hardware RESET/SYNC input for synchronized multi-ADC operation. The integrated reference buffer eliminates the external reference resistor network typical of older 12-bit SAR ADCs. Typical applications include portable instrumentation, battery-powered data loggers, multiplexed data-acquisition systems, motor-control feedback loops, industrial process control, isolated sensor front ends, and medical instrumentation such as patient monitors. The TSOT-23-8 footprint is particularly attractive for space-constrained designs requiring high channel density. When laying out the PCB, place the 1 µF decoupling capacitor as close as possible to the VDD pin and use a ground plane to minimize digital-noise coupling into the analog input. Keep digital SCK and SDO traces short and away from the analog input traces to preserve SNR. The integrated reference eliminates the external reference bypass requirement but the analog input still requires a low-impedance RC network for accurate sampling at 500 ksps. This page synthesizes distributor pricing, drop-in alternatives, and practical design notes not found in the manufacturer datasheet alone.
LTC2312HTS8-12 - 12-Bit 500ksps Serial ADC | Analog Devices
The Analog Devices LTC2312HTS8-12 is a 12-bit, 500 ksps successive-approximation-register (SAR) analog-to-digital converter that operates from a single 3 V or 5 V supply and draws only 3 mA. Housed in a compact TSOT-23-8 package, it integrates a low-drift reference (20 ppm/°C maximum) and a reference buffer, providing a complete data-acquisition front end in a footprint that fits the smallest embedded designs. What is a SAR ADC? A successive-approximation-register analog-to-digital converter is a type of Nyquist-rate ADC that performs a binary search through internal capacitive DACs to converge on the input voltage one bit per clock. SAR ADCs are favored for low-power, moderate-speed, multi-channel precision applications because they offer deterministic latency, no pipeline delay, and excellent DC accuracy without the continuous comparator activity of sigma-delta converters. The LTC2312HTS8-12 delivers true 12-bit performance with no missing codes, an integrated temperature-compensated reference, and a high-speed SPI-compatible serial interface that simplifies isolated and distributed designs. Its wide input common-mode range (0 V to VDD or unipolar/bipolar operation with external circuitry) and small TSOT-23-8 footprint enable direct mounting next to sensors on compact PCBs. The automotive-grade H temperature suffix extends operation to +125C, making it suitable for harsh industrial and automotive environments. Architecturally, the device combines a precision SAR core, an internal 2.5 V reference with 20 ppm/°C maximum drift, a reference buffer capable of driving external loads, and a low-power serial interface. The integrated reference eliminates the need for an external precision reference, reducing BOM and board area while maintaining the noise and linearity performance required for precision sensing. Typical applications include industrial process control loops, automotive sensor digitization, battery monitoring systems, isolated data acquisition front-ends, multi-channel data loggers, and portable instrumentation. The wide operating temperature range and small footprint also suit wearable medical devices, IoT edge sensor nodes, and factory-automation I/O modules. When designing with this ADC, place the decoupling capacitor as close as possible to the VDD pin and keep the analog input traces short to minimize coupling. The serial interface allows direct connection to microcontrollers and FPGAs; consider adding a small RC filter on the analog input to limit broadband noise. Verify reference stability under all temperature conditions, since reference drift directly impacts ADC accuracy.
LTC2312HTS8-14 - 14-Bit 500ksps Serial SAR ADC | Analog Devices
The Analog Devices LTC2312HTS8-14 is a 14-bit, 500ksps, serial sampling successive-approximation-register (SAR) analog-to-digital converter housed in an 8-pin TSOT-23-8 surface-mount package. It draws only 3.2 mA from a single 3 V or 5 V supply and integrates a low-drift 20 ppm/°C reference and reference buffer, providing a compact, cost-effective high-performance data-acquisition solution. A SAR ADC is a successive-approximation-register analog-to-digital converter - a sub-class of data converters that uses a binary-search algorithm against an internal precision DAC to digitize an analog input in N clock cycles for an N-bit result. SAR ADCs sit inside the broader data-converter hierarchy (ADC -> data converter -> signal chain IC -> mixed-signal semiconductor). The LTC2312-14 belongs to the precision/low-power SAR family and is typically deployed where low latency, no pipeline delay, and small package footprint matter more than multi-MHz conversion rates. Key headline specifications include 14-bit resolution with no missing codes, 500 ksps sampling rate, ±1 LBS INL (typical), a true single-ended analog input range of 0 V to VREF or 2 × VREF depending on configuration, and SPI-compatible serial data output. The integrated 2.5 V or 4.096 V reference (depending on supply) eliminates external reference cost and board area, while the wide -40 °C to +125 °C automotive operating range enables harsh-environment deployment. The device uses a charge-redistribution SAR core with a switched-capacitor input structure, providing excellent DC accuracy and a wide analog input bandwidth that allows accurate sampling of fast transient signals without an external front-end buffer. The single 3 V/5 V supply and integrated reference also minimize external BOM count for space-constrained designs. Typical applications include automotive sensor interfaces (pressure, temperature, strain-gauge bridges), industrial 4-20 mA loop digitization, multi-channel data-acquisition systems, battery monitoring, motor control feedback, and portable instrumentation. The 8-pin TSOT-23 footprint is especially attractive for high-density PCBs. Design tip: route the analog input with a short, guarded trace and place a 1 nF to 10 nF ceramic bypass directly on the AIN pin; the LTC2312-14's switched-capacitor input structure draws charge transients at the sample instant that must be supplied locally to avoid gain error. This page synthesizes distributor pricing as of 2026-10-13, drop-in pin-compatible alternatives, and practical layout guidance not found in the manufacturer datasheet - giving engineers a one-stop reference for selecting the LTC2312HTS8-14 for precision low-power ADC applications.