EP20K200EFC484-1 vs EP20K200FC484-1N Pengandingan

Pengandingan Sisi Kiri Sisi Kanan Terperinci EP20K200EFC484-1 disebabkan oleh Altera dan EP20K200FC484-1N disebabkan oleh Altera. Bandingkan spesifikasi utama, parameter elektrik, pakej, status kehidupan, harga, dan keupayaan untuk menentukan komponen terbaik untuk keperluan disenjaya anda.

Altera
EP20K200EFC484-1 EP20K200EFC484-1 - APEX 20KE FPGA 200K Gates 484-BGA | Altera

EP20K200EFC484-1 - APEX 20KE FPGA 200K Gates 484-BGA | Altera

EP20K200EFC484-1 ⚠ Bahagian terakhir untuk beli

Pengandingan Spesifikasi

Parametr EP20K200EFC484-1 EP20K200FC484-1N
Merek Altera Altera
Kategori FPGA & CPLD FPGA & CPLD
Status Lingkungan Hidup Masa Terakhir Dibeli NRND
Family APEX 20KE APEX 20K
Logic Elements / Cells 8320 8,320
System Gates 200000 200,000 (approx.)
Embedded Memory (Bits) 106496 —
Maximum User I/O 376 382
Number of PLLs 4 —
Core Voltage 1.8 V —
Process Technology 0.22 µm CMOS 0.22 µm CMOS
Kemasan 484-BGA (FineLine BGA) 484-FBGA (23 x 23 mm)
Package Ball Count 484 —
Jenis Pemasangan Surface Mount Surface Mount
Suhu Operasi -40 °C to +85 °C (industrial, inferred from grade code) 0 °C to +85 °C
I/O Standard Support LVDS, PCI, LVTTL, LVCMOS, SSTL, HSTL —
Programming Interface IEEE 1149.1 JTAG, passive serial, passive parallel —
Status RoHS [DATA_NEEDED: RoHS compliance status] —
Aras MSL [DATA_NEEDED: MSL moisture sensitivity level] —
Series — APEX-20K®
Number of Macros — 832
Supply Voltage (Core) — 2.5 V (2.375 V – 2.625 V)
Propagation Delay — 2.5 ns
Maximum Internal Frequency — 250 MHz
Package Code — BGA / FBGA
Number of Pins/balls — 484
Lead-Free / RoHS — Compliant (per distributor listings)
Architecture — MultiCore (LUT + product-term + embedded memory)
Configuration Method — SRAM-based, JTAG/ByteBlaster

Laporan Datasheet & Sumber

Lihat Semua Produk Buat BOQ Minta Bao Harga