EP610PC-15 vs EP610PC-20 Pengandingan
Pengandingan Sisi Kiri Sisi Kanan Terperinci EP610PC-15 disebabkan oleh Altera dan EP610PC-20 disebabkan oleh Altera. Bandingkan spesifikasi utama, parameter elektrik, pakej, status kehidupan, harga, dan keupayaan untuk menentukan komponen terbaik untuk keperluan disenjaya anda.
Pengandingan Spesifikasi
| Parametr | EP610PC-15 | EP610PC-20 |
|---|---|---|
| Merek | Altera | Altera |
| Kategori | FPGA & CPLD | FPGA & CPLD |
| Status Lingkungan Hidup | NRND | Obsolete |
| Family | Classic EPLD | Classic EPLD |
| Device Type | EPLD (Erasable Programmable Logic Device) | — |
| Usable Gates | 300 gates | 300 |
| Macrocells | 16 | — |
| Logic Delay (tPD) | 15 ns (pin-to-pin, -15 speed grade) | — |
| Maximum Counter Frequency | 100 MHz (per family datasheet) | — |
| Pipelined Data Rate | Up to 100 MHz | — |
| Supply Voltage (VCC) | 5 V (single supply) | 5 V ±10% |
| Technology | CMOS | — |
| Architecture | PAL-type, sum-of-products AND/OR array | — |
| TTL Emulation | 100% TTL compatible | — |
| Kemasan | PDIP-24 (plastic DIP, 24-pin) | PDIP-24 |
| Kiraan Pin | 24 pins | — |
| Suhu Operasi | [DATA_NEEDED: operating temperature range] | 0C to +70C (commercial) |
| Jenis Pemasangan | Through-Hole (DIP) | — |
| Status RoHS | [DATA_NEEDED: RoHS status] | Non-compliant (legacy PDIP) |
| Development Tool | Altera MAX+PLUS II | — |
| Logic Test Circuitry | On-board for AC/DC verification | — |
| Logic Elements | — | 16 macrocells |
| Propagation Delay (tPD) | — | 20 ns |
| Maximum Operating Frequency | — | 100 MHz (pipelined) |
| Bilangan Pin | — | 24 |
| Process Technology | — | CMOS EPROM |
| Programmable Flip-Flops | — | 16 |
| Input Pins | — | 24 |
| Output Pins | — | 16 |
| I/O Compatibility | — | TTL |
| Program/Erase Method | — | UV (windowed) or OTP |