EPM3512AQC208-10N vs EPM3256AQC208-10N Pengandingan

Pengandingan Sisi Kiri Sisi Kanan Terperinci EPM3512AQC208-10N disebabkan oleh Intel dan EPM3256AQC208-10N disebabkan oleh Altera. Bandingkan spesifikasi utama, parameter elektrik, pakej, status kehidupan, harga, dan keupayaan untuk menentukan komponen terbaik untuk keperluan disenjaya anda.

Pengandingan Spesifikasi

Parametr EPM3512AQC208-10N EPM3256AQC208-10N
Merek Intel Altera
Kategori FPGA & CPLD FPGA & CPLD
Status Lingkungan Hidup Obsolete Obsolete
Family MAX 3000A —
Device Type CPLD (Complex Programmable Logic Device) —
Macrocells 512 —
Usable Gates Up to 10,000 10,000
Logic Array Blocks (LABs) 16 —
User I/Os 172 —
Kemasan 208-pin PQFP (Plastic Quad Flat Pack) —
Tegangan Pemberi Arus 3.3 V —
Pin-to-Pin Delay 4.5 ns (-10 speed grade) —
Maximum Internal Frequency 227.3 MHz —
Speed Grade -10 —
Process Technology CMOS EEPROM —
In-System Programming IEEE Std. 1149.1 JTAG, IEEE Std. 1532 —
Boundary-Scan Test (BST) Built-in, IEEE 1149.1 compliant —
I/O Standards MultiVolt (1.8V / 2.5V / 3.3V) —
Suhu Operasi 0 C to 70 C (commercial) 0C to +70C (Commercial)
Status RoHS [DATA_NEEDED: RoHS status not in verified web data] [DATA_NEEDED: lead-free status - non-RoHS suffix 'N' typically indicates lead-free finish, but datasheet not present in data]
Series — MAX 3000A
Programmable Type — In-System Programmable (EEPROM)
Number of Macrocells — 256
Number of Logic Elements/Blocks — 16 LABs
Number of I/O Pins — 161 (158 user I/O per Arrow listing)
Propagation Delay (tpd) — 10 ns (max)
Maximum Counter Frequency — 227.3 MHz
Supply Voltage - Internal — 3.0 V to 3.6 V (3.3 V typical)
Kemasan / Case — 208-BFQFP / 208-PQFP (28x28 mm)
Jenis Pemasangan — Surface Mount
ISP Compliance — IEEE Std. 1532
Boundary Scan — IEEE Std. 1149.1 (JTAG)
I/O Tolerance — 5 V tolerant, MultiVolt interface

Laporan Datasheet & Sumber

Lihat Semua Produk Buat BOQ Minta Bao Harga