Circuitos Integrados

Subcategorias

📁 ADC/DAC 3.100+ produtos 📁 CIs Amplificadores 1.900+ produtos 📁 Codecs de Áudio 18 produtos 📁 CIs de Áudio 2 produtos 📁 Relógio e Temporização 660+ produtos 📁 Comparator ICs 1 produtos 📁 DSP 1.100+ produtos 📁 CIs de Aquisição de Dados 2 produtos 📁 Potenciômetros Digitais 4 produtos 📁 Drivers e Controladores de Display 1 produtos 📁 FPGA & CPLD 7.300+ produtos 📁 CIs de Interface 3.300+ produtos 📁 Drivers de LED 1 produtos 📁 CIs Lógicos 460+ produtos 📁 CIs de Memória 870+ produtos 📁 Microcontroladores 20.000+ produtos 📁 Microprocessadores 4 produtos 📁 Drivers de Motor 1 produtos 📁 Outros 1 produtos 📁 Sensor and Detector Interfaces 1 produtos 📁 CIs Especializados 15 produtos 📁 CIs de Vídeo 14 produtos

Produtos (39.000+)

EP1M350B780C6 - 350K Gate Mercury FPGA 780-Pin BGA | Altera
EP1M350B780C6

EP1M350B780C6 - 350K Gate Mercury FPGA 780-Pin BGA | Altera

The Altera EP1M350B780C6 is a member of the Altera Mercury PLD family of programmable logic devices, integrating approximately 350,000 gates of logic fabric in a 780-pin FineLine BGA package. This device targets high-performance, high-bandwidth digital designs where parallel processing and deterministic timing are required. A Field Programmable Gate Array (FPGA) is a type of programmable logic device (PLD) that combines logic blocks, programmable interconnect, I/O elements, and embedded memory into a single semiconductor die. FPGAs occupy the upper tier of programmable logic - above CPLDs and SPLDs - and serve as flexible hardware platforms between general-purpose microcontrollers and fixed ASICs. The Mercury family extends this concept by adding dedicated high-speed serial interface circuitry and embedded transceiver blocks optimized for serial backplane and telecom data-path applications. Key features of the EP1M350B780C6 include 350K typical gates (approximately 200K logic elements + dedicated memory and PLL), embedded array blocks (EABs) for RAM/ROM/dual-port memory functions, multiple phase-locked loops (PLLs) for clock management, and high-speed I/O capable of LVDS/LVTTL signalling. The 780-pin FineLine BGA package exposes roughly 488 user I/O pins with rich pin-swappable I/O standards, allowing dense board layouts while preserving signal integrity. The peak reflow temperature rating of 220 C (per the verified distributor records) makes it compatible with standard lead-free SMT assembly profiles. Architecture-wise, the Mercury family uses a Lookup Table (LUT) based logic element array combined with row/column interconnect, similar to other Altera APEX/Stratix-family predecessors, but enhanced with embedded transceiver macros and CDR circuitry for serial data rates up to 1.25 Gbps per channel. The -6 speed grade balances logic throughput versus static power, sitting between -7 (faster, more leakage) and -8 (slower) grades in the family ordering. Typical applications for the EP1M350B780C6 include custom telecom line-card designs, serial backplane aggregation, high-speed protocol bridging (SPI 4.2, UTOPIA, POS-PHY), industrial machine-vision frame grabbers, and high-throughput signal-processing prototypes. Designers also use it in software-defined radio (SDR) front-ends and legacy ASIC-replacement programmes where Altera MAX/Quartus tool flow compatibility matters. When designing with this device, plan power-rail sequencing carefully - the core, I/O, and PLL supplies each require a known-good ramp profile before I/O tri-state is released. Use Altera's Quartus II or MAX+PLUS II tool flow for fitting, place-and-route, and timing closure; older Mercury designs remain supported in Altera/Intel FPGA legacy tool chains. This page synthesizes distributor pricing snapshots, same-family pin-compatible Mercury drop-in alternatives, and practical layout notes that complement the manufacturer datasheet rather than duplicate it.

Cotação Contato
EP1M350B780C7 - 350K Gates Mercury FPGA, 780-Pin BGA | Altera
EP1M350B780C7

EP1M350B780C7 - 350K Gates Mercury FPGA, 780-Pin BGA | Altera

The Altera (now Intel) EP1M350B780C7 is a member of the Mercury FPGA family, delivering 350,000 system gates in a 780-ball FineLine BGA package. It is a high-density programmable logic IC designed for high-performance digital signal processing, telecommunications, and embedded compute applications where deterministic logic density and abundant I/O are required. The Mercury family introduced Altera's first-generation multi-gigabit serial transceiver capability integrated into a general-purpose FPGA fabric. A Field Programmable Gate Array (FPGA) is a semiconductor IC built around an array of configurable logic blocks (CLBs), programmable interconnects, and dedicated hard IP blocks such as transceivers, memory blocks, and DSP slices. Within the broader taxonomy, an FPGA sits under programmable logic devices (PLD), which themselves fall under the integrated circuit (IC) / semiconductor hierarchy. FPGAs occupy a unique design position: they deliver ASIC-class performance and parallel processing throughput while retaining in-system reprogrammability, making them ideal for prototyping, low-volume production, and designs requiring post-deployment field updates. Key features of the EP1M350B780C7 include 350K equivalent system gates, multi-gigabit transceivers operating up to 1.25 Gbps, embedded LVDS-compatible I/O supporting DDR memory interfaces, a maximum user I/O count enabled by the large 780-ball BGA, and a 1.5 V core voltage with 3.3 V I/O tolerance. The device also supports Altera's SOPC Builder and Quartus II development flow, providing toolchain maturity for industrial and telecommunications designs. Technically, the Mercury family pairs a 4-input LUT-based logic fabric with embedded transceiver macros and dual-port RAM blocks. This architecture targets high-speed serial backplane links, protocol bridging, and high-throughput data-path applications. Compared with lower-density ACEX/MAX families, the Mercury family's integrated transceivers eliminate the need for external SERDES components, simplifying board design and reducing BOM cost for multi-gigabit interfaces. Typical applications include multi-gigabit serial backplane links, SONET/SDH framer interfaces, high-speed protocol bridges (PCI-X, RapidIO), telecommunications line cards, and DSP co-processing for wireless base stations. The 780-ball BGA package provides the routing escape and I/O density required for these high-pin-count designs. Designers should note the Mercury family has been in production for a long time and may carry NRND or last-time-buy status at certain distributors. Verify current lifecycle via the manufacturer's PCN search before committing to new designs. Always use the latest Quartus II service pack for bitstream generation to avoid known hardware/software errata. This page synthesizes distributor pricing, drop-in alternative cross-references, and practical design notes not found in the standalone manufacturer datasheet, providing engineers with the cross-shopping context needed for supply chain resilience.

Cotação Contato
EP1M350B780I6 - Altera Mercury 350 FPGA, BGA-780, -40C/+100C | Altera
EP1M350B780I6

EP1M350B780I6 - Altera Mercury 350 FPGA, BGA-780, -40C/+100C | Altera

The Altera EP1M350B780I6 is a high-density Field Programmable Gate Array (FPGA) from the legacy Mercury (EP1M) programmable logic family, supplied in a 780-ball FineLine BGA package (designator B780) with industrial temperature grade -40C to +100C (suffix "I6"). It is built on SRAM-based configuration technology with on-chip flash-backed configuration support typical of the Enhanced Configuration Device line, delivering high gate count and rich DSP/embedded-memory resources for high-performance digital signal processing applications. A Field Programmable Gate Array (FPGA) is a type of programmable logic device (PLD) that combines configurable logic blocks (CLBs), programmable interconnects, and dedicated silicon resources such as block RAM, multipliers/DSP blocks, and high-speed transceivers into a single semiconductor die. Within the broader component taxonomy, FPGAs sit above generic logic ICs and below Application-Specific Integrated Circuits (ASICs), occupying the "hardware-reconfigurable" tier of the digital IC hierarchy. The Altera Mercury family specifically targets high-speed signal processing with embedded multiplier blocks and LVDS-capable I/O, suitable for telecom, video, and DSP pipelines. Key features of the EP1M350B780I6 include its 780-ball FineLine BGA package providing high I/O density, an industrial-grade operating temperature window of -40C to +100C (denoted by the "I" temperature designator and "6" speed grade), a peak reflow temperature rating of 220C compatible with lead-free SMT assembly, and configuration support through the Altera Enhanced Configuration scheme (multi-bit serial/parallel, JTAG). The part is qualified for surface-mount production with MSL handling per JEDEC J-STD-020. Mercury-family FPGAs implement a sea-of-LABs architecture with embedded array blocks (EABs) for memory functions and dedicated DSP rows. The configuration controller integrates with Altera's Quartus II design flow, accepting compiled SRAM configuration bitstreams via JTAG, serial, or parallel modes. The on-die flash controller (where present on Mercury variants) enables single-chip, instant-on operation without an external configuration PROM. Typical applications include high-speed DSP datapaths in telecom baseband cards, video processing and imaging front-ends, industrial control and instrumentation, military/aerospace signal processing subsystems, and prototyping bridges for ASIC emulation. The BGA-780 footprint is well-suited to high-density backplane or line-card layouts where LVDS and parallel I/O bandwidth dominate. When designing with this device, ensure the PCB accommodates the 1.0 mm or 1.27 mm pitch BGA land pattern with proper microvia stack-up, and observe the 220C peak reflow limit for lead-free profile compliance. Power estimation should be performed early using Quartus II PowerPlay to size decoupling and thermal relief. This page synthesizes distributor pricing, drop-in alternatives, and design notes not consolidated in the original manufacturer datasheet.

Cotação Contato
EP1M350F672C7 - Mercury PLD FPGA 350K Gates | Intel/Altera
EP1M350F672C7

EP1M350F672C7 - Mercury PLD FPGA 350K Gates | Intel/Altera

The Altera (now Intel) EP1M350F672C7 is a Mercury-family programmable logic device (PLD) delivering approximately 350,000 system gates of logic capacity in a 672-ball FineLine BGA package. It belongs to Altera's APEX Mercury PLD family, which combines high-density SRAM-based look-up tables (LUTs) with embedded memory and LVDS-capable I/O for high-bandwidth signal processing designs. A Programmable Logic Device (PLD) is a general term for any digital integrated circuit whose logic function is defined by the customer rather than the mask set. The Mercury family is built on a 0.18-micrometer SRAM-based CMOS process with an embedded 4-input LUT architecture and dual-port RAM blocks, allowing logic functions to be reconfigured in-system at any time. FPGAs sit at the top of the digital logic hierarchy: programmable logic > PLD > CPLD > FPGA > SRAM-based FPGA > Mercury family. Key features include up to 350K usable gates, multiple embedded system blocks (ESBs), dedicated LVDS I/O support, and a clock management subsystem with up to four phase-locked loops (PLLs). The 672-pin FineLine BGA package exposes a high pin count to drive wide parallel buses and dozens of high-speed serial links, while the -7 speed grade designates a mid-range timing closure target for cost-sensitive commercial designs. The Mercury architecture pairs logic elements with embedded memory blocks and dedicated multiplier support, allowing DSP-style datapaths to be implemented without consuming logic resources for arithmetic primitives. Multi-voltage I/O banks support interfacing to 3.3V, 2.5V, and 1.8V peripherals on the same die, simplifying mixed-voltage system design. Typical applications include telecom line-card glue logic, high-speed serial protocol bridging, image preprocessing pipelines, and digital test instrumentation backplanes. The wide package makes it suitable as a system controller on PCI, PMC, and custom mezzanine cards in industrial and defense platforms. When designing with this device, plan power sequencing for the 1.5V core and 3.3V I/O rails simultaneously, and ensure the JTAG chain is correctly ordered with any boundary-scan devices on the board. The FineLine BGA requires X-ray or careful optical inspection after reflow to verify sphere collapse. This page consolidates distributor inventory signals, drop-in Mercury-family alternatives, and design notes not duplicated in the manufacturer datasheet, helping engineers shorten sourcing time and avoid cross-package pitfalls.

Cotação Contato
EP1M350F672C7N - Altera Mercury PLD Configuration Device | 672-BGA
EP1M350F672C7N

EP1M350F672C7N - Altera Mercury PLD Configuration Device | 672-BGA

The Altera EP1M350F672C7N is a member of the Mercury PLD family, an enhanced configuration device designed as a single-device, high-speed configuration solution for very high-density SRAM-based FPGAs. Housed in a 672-pin FineLine BGA package, it integrates a dedicated configuration controller with on-chip flash memory, eliminating the need for external boot PROMs in many Altera FPGA designs. The device targets configuration of LUT-based SRAM FPGAs such as the APEX and Mercury device families. A configuration device is a non-volatile memory IC that stores the FPGA bitstream and serially delivers it to the target FPGA at power-up through a standardized configuration interface (typically JTAG or passive serial). Within the broader component hierarchy, configuration devices sit between PROM memory and FPGA companion silicon: they are application-specific flash memories with a state machine optimized for FPGA configuration protocols rather than general-purpose storage. The Mercury family is the enhanced-generation successor to Altera's earlier EPC configuration devices, supporting faster configuration clocks and larger bitstream capacities. Key features include 3.5 Mbit of configuration storage capacity (the '350' designator in the part number), 672-ball FineLine BGA packaging, industrial temperature grade option support, and a 7ns access time tier. The device operates from a 3.3V core supply and supports multi-device daisy-chaining for configuration of multiple FPGAs in parallel. Compared to discrete flash + controller implementations, the EP1M350F672C7N provides a verified single-chip solution that has been characterized by Altera for compatibility with their FPGA configuration engines. Typical applications include configuring Altera APEX 20K, APEX II, and Mercury FPGA families, factory programming of FPGA development boards, and embedded systems requiring field-upgradable FPGA logic via JTAG. The industrial temperature range makes the part suitable for telecom infrastructure and industrial control platforms. When designing with this device, engineers should verify JTAG chain compatibility with the target FPGA, confirm voltage level matching (the EP1M350F672C7N uses 3.3V I/O), and ensure the 672-BGA land pattern is manufacturable on the target PCB. Modern Altera/Intel FPGA families (Cyclone, Arria, Stratix) have moved to different configuration schemes and newer configuration devices such as EPCQ-A, making this part most relevant for legacy and second-source designs.

Cotação Contato
EP1M350F780-C7 - Mercury 1440-LAB FPGA, 486 I/O, 1.25Gbps CDR BGA-780
EP1M350F780-C7

EP1M350F780-C7 - Mercury 1440-LAB FPGA, 486 I/O, 1.25Gbps CDR BGA-780

The Altera (Intel) EP1M350F780-C7 is a high-performance Mercury-family programmable logic device (PLD) with 1440 logic array blocks, 486 user I/Os, and integrated multi-gigabit transceivers supporting clock data recovery up to 1.25 Gbps, housed in a 780-ball FineLine BGA package. A Field-Programmable Gate Array (FPGA) is a reconfigurable semiconductor that allows hardware designers to implement custom digital logic after manufacturing. FPGAs sit within the programmable logic hierarchy: PLD -> CPLD -> FPGA -> structured ASIC. Unlike fixed-function ASICs, FPGAs are programmed via configuration bitstreams stored in SRAM cells, enabling rapid prototyping, in-field upgrades, and hardware emulation of complex digital systems such as bus interfaces, DSP pipelines, and high-speed serial links. Key specifications include: 1440 logic array blocks (LABs), 486 user I/Os, integrated high-speed transceivers (CDR) supporting 8 channels at 1.25 Gbps with the remaining 10 channels limited to 1.0 Gbps or less, -7 commercial speed grade, 1.8V core supply, and 0 to 85 degrees C commercial operating temperature range. The device is fabricated on a CMOS process with SRAM-based configuration memory. Architecturally, the Mercury family combines a 4-input look-up table (LUT) fabric with embedded multiplier/accumulator blocks, dedicated LVDS serializer/deserializer (SERDES) channels, and clock management tiles that together provide the throughput needed for telecom backplanes, video bridges, and embedded computing applications. The BGA-780 FineLine package supports 486 usable I/Os while preserving signal integrity at multi-gigabit data rates. Typical applications include high-speed serial interface bridges, telecom line card prototyping, industrial imaging pipelines, and embedded processing subsystems that require parallel logic with selective high-speed serial links. When designing with this device, ensure PCB designers follow the FineLine BGA breakout pattern with matched-length differential routing on all CDR channels, and reserve sufficient decoupling capacitance near every power pin to meet the 1.8V core supply tolerance under dynamic load. This page synthesizes distributor pricing, drop-in same-package alternatives from the Mercury and ACEX families, and practical design considerations not found in the manufacturer datasheet.

Cotação Contato
EP1M350F78016 - Mercury PLD FPGA, 780-BGA | Intel / Altera
EP1M350F78016

EP1M350F78016 - Mercury PLD FPGA, 780-BGA | Intel / Altera

The Intel (formerly Altera) EP1M350F78016 is a member of the Mercury PLD family of high-performance FPGAs, packaged in a 780-ball FineLine BGA (FCBGA) and rated for industrial temperature operation. It integrates 486 user I/O pins and is fabricated on a sub-micron CMOS process optimized for high-speed logic and memory implementation. The Mercury family targets networking, telecommunications, and high-end DSP applications where deterministic timing and high I/O density are essential. A Field Programmable Gate Array (FPGA) is a type of programmable logic device (PLD) that combines a configurable logic block (CLB) array, programmable interconnect, and embedded memory into a single semiconductor IC. FPGAs sit in the taxonomy of digital logic ICs: PLD -> FPGA -> SRAM-based FPGA -> Mercury family. Unlike fixed-function ASICs, FPGAs allow full in-system reconfiguration, making them ideal for prototyping, low-volume production, and applications requiring field upgrades. The Mercury PLD family in particular uses a 4-input look-up table (LUT) architecture with embedded system blocks. Key features of the EP1M350F78016 include 486 I/O pins distributed across multiple I/O banks, support for multiple I/O standards (LVTTL, LVCMOS, PCI, GTL+, HSTL, SSTL), and embedded memory blocks suitable for FIFO and RAM implementations. The device supports in-system programming via the IEEE 1149.1 (JTAG) interface and offers multi-volt core and I/O operation. The 780-BGA package provides high-density interconnect routing with controlled-impedance signal paths. The Mercury architecture separates logic from routing using a segmented interconnect network, which improves timing predictability and reduces signal skew. Designers can implement up to several hundred thousand system gates depending on the specific Mercury variant, and the device supports dedicated multiplier/accumulator blocks for DSP functions. Configuration is loaded from external serial or parallel memory at power-up. Typical applications of the EP1M350F78016 include high-speed network routers and switches, telecommunications line cards, baseband signal processing for wireless infrastructure, and high-performance data acquisition systems. The device is also used in industrial automation controllers requiring deterministic logic and in test equipment where high I/O counts are needed to interface with multiple buses. Compared to older MAX 7000-series CPLDs, the Mercury family offers significantly higher logic density and integrated memory. When designing with the EP1M350F78016, ensure the PCB has matched-length traces and proper impedance termination for high-speed signals, and provide sufficient decoupling (100 nF + 10 uF per power pin cluster). Plan configuration memory selection early, since the device requires a specific configuration bitstream generated by the Altera/Intel Quartus toolchain. This page synthesizes pricing, lifecycle status, and pin-compatible alternatives not consolidated on any single distributor page.

Cotação Contato
EP1M350F780C5 - 350K LE Mercury FPGA with 1.25 Gbps CDR | Altera
EP1M350F780C5

EP1M350F780C5 - 350K LE Mercury FPGA with 1.25 Gbps CDR | Altera

The Altera EP1M350F780C5 is a high-performance programmable logic device from the Mercury device family, integrating 1.25 Gbps clock-data recovery (CDR) transceivers and approximately 350,000 logic elements in a 780-ball FineLine BGA package. It operates from a 1.71 V to 1.89 V core supply and provides 486 user I/O pins, making it suitable for high-speed serial interface bridging and protocol conversion between backplanes and parallel ASIC/ASSP logic. The C5 speed grade delivers the highest performance tier in the family, targeting designs that need both rich LUT-based fabric and multi-gigabit serial links on a single die. An FPGA (Field-Programmable Gate Array) is a programmable logic device (PLD) built from an array of configurable logic blocks (CLBs), embedded memory blocks, DSP blocks, and a programmable interconnect, all wired up by SRAM configuration bits. FPGAs sit in the broader hierarchy of programmable logic devices -> complex programmable logic devices (CPLDs) -> FPGAs -> SoC FPGAs, and they occupy the high-density, high-performance tier of the semiconductor ecosystem. Unlike ASICs they are fully re-programmable, which makes them ideal for prototyping, low-volume production, and designs where time-to-market outweighs per-unit cost. The Mercury family's distinguishing feature is integrated CDR support up to 1.25 Gbps per channel, eliminating the need for external physical-layer devices in many serial backplane, Fibre Channel, gigabit Ethernet, and RapidIO applications. Combined with the EP1M350F780C5's high LUT count and 486 user I/Os, designers can implement both the physical-layer glue and the application-layer protocol on a single device, reducing board area, BOM cost, and signal-integrity risk from multiple chip-to-chip serial links. The 780-FBGA package (29 mm x 29 mm body, 1 mm ball pitch) is a common footprint in the Mercury family, allowing designers to migrate between densities and speed grades without re-spinning the PCB. The C5 speed grade is the fastest commercial bin, suitable for timing-critical datapaths where setup/hold slack is at a premium. Typical applications include high-speed serial backplane bridges, protocol-conversion cards (e.g., SPI-4.2 to SFI-4.1), gigabit Ethernet switch line cards, Fibre Channel controllers, and telecom aggregation equipment that need both multi-gigabit serial I/O and a large parallel fabric for buffering and packet processing. When designing with this part, pay close attention to power-rail sequencing (the core must come up before or simultaneously with the I/O banks) and thermal management on a 1.8 V core. The 780-FBGA requires a multilayer PCB with buried vias or microvias to escape all balls reliably. This page combines current distributor stock, verified Mercury-family cross-references, and practical design notes that go beyond the manufacturer datasheet to support engineering evaluation.

Cotação Contato
EP1M350F780C5ES - Mercury FPGA 350K Gates 780-FBGA | Altera
EP1M350F780C5ES

EP1M350F780C5ES - Mercury FPGA 350K Gates 780-FBGA | Altera

The Altera EP1M350F780C5ES is a Mercury Family programmable logic device (PLD) with 350K equivalent gates, 14,400 logic elements/cells, and integrated high-speed transceivers supporting clock data recovery (CDR) up to 1.25 Gbps. It is supplied from a 1.8V core rail (1.71V to 1.89V) and is housed in a 780-pin flip-chip fine-pitch BGA (FC-FBGA) measuring 29x29 mm. What is a Mercury Family PLD? The Altera Mercury (EP1M) family is a high-performance programmable logic device family from Altera (now Intel PSG) that pairs a 4-input look-up table (LUT) based fabric with embedded CDR-capable transceivers. In the broader taxonomy it sits as: PLD -> FPGA -> programmable logic -> semiconductor. The Mercury family targets high-speed serial I/O and communications infrastructure where multi-gigabit transceivers and FPGA fabric coexist on a single die. Key differentiating features include 1.25 Gbps CDR transceivers, 350K system gates, 14,400 cells, and embedded high-speed I/O optimized for serial backplane and chip-to-chip links. The flip-chip FC-FBGA-780 package provides the high-pin-count interconnect needed for dozens of differential serial channels and hundreds of general-purpose I/Os. The Mercury architecture uses a LUT-based logic fabric with embedded full-duplex serializer/deserializer (SERDES) channels and dedicated CDR circuitry, allowing the same device to perform both glue-logic and PHY functions. This consolidation reduces board area, BOM count, and signal-integrity challenges versus two-chip solutions. Typical applications include multi-gigabit serial backplanes, SONET/SDH and Gigabit Ethernet line cards, fibre-channel and Serial RapidIO bridges, custom SERDES-based interfaces, and high-speed data aggregation in communications equipment. Designers should follow Altera Mercury application notes for PCB layout: 100-ohm differential impedance for serial channels, length-matching within the tolerances in the datasheet, and decoupling with low-ESR ceramic capacitors placed close to each power pin. The 780-BGA requires X-ray inspection or proper BGA rework equipment for prototype bring-up. This page synthesizes distributor pricing, drop-in alternatives from the same Mercury family, and practical design notes not aggregated on any single manufacturer or distributor page.

Cotação Contato
EP1M350F780C5N - 350K Gates Mercury FPGA w/ 1.25 Gbps CDR | Intel/Altera
EP1M350F780C5N

EP1M350F780C5N - 350K Gates Mercury FPGA w/ 1.25 Gbps CDR | Intel/Altera

The Intel/Altera EP1M350F780C5N is a high-performance member of the Mercury programmable logic device (PLD) family, providing 350K equivalent gates, 14,400 logic cells, and integrated 1.25 Gbps clock-data-recovery (CDR) transceivers in a 780-ball FineLine BGA package. It operates from a 1.8V core supply and is targeted at communications and high-speed serial-interface applications. A Field-Programmable Gate Array (FPGA) is a programmable logic device (PLD) that combines configurable logic blocks (LUTs), programmable interconnect, and dedicated hard IP blocks such as transceivers, PLLs, and block RAM. FPGAs sit in the silicon hierarchy between general-purpose logic ICs and ASICs, offering ASIC-class performance and parallelism with mask-set-free time-to-market. The Mercury family specifically targets high-speed serial I/O, integrating CDR-capable transceivers that historically eliminated external PHY chips for protocols in the Gbps range. The EP1M350F780C5N exposes 486 user I/Os (out of 780 BGA pins), giving designers generous board-level fan-out for parallel buses, memories, and backplane interfaces. Its 1.25 Gbps CDR transceivers make it suitable for Gigabit Ethernet, SONET/SDH OC-12, Fibre Channel, and proprietary backplane links. The LUT-based architecture is optimized for high-performance logic and DSP-style datapaths, while embedded memory blocks and PLL resources (specific counts not in the verified data) accelerate common communications and signal-processing functions. Typical applications include telecom line cards, routers and switches, serial backplane aggregation, industrial imaging and video processing, and prototyping for ASIC replacement. Designers choose Mercury when they need integrated CDR on-chip, ample user I/O count, and 1.8V low-power operation in a compact fine-pitch BGA. When laying out the PCB, allocate at least 6 layers with dedicated power and ground planes, place decoupling within 100 mils of every supply pin, and route the high-speed serial differential pairs as 100-ohm impedance-controlled lines matched within 5 mils. Always source a current-generation Quartus toolchain release to ensure Mercury device support and CDR IP availability. This page synthesizes distributor pricing, drop-in same-family alternatives, and practical design notes beyond the manufacturer datasheet summary.

Cotação Contato
EP1M350F780C6 - Mercury FPGA 486 I/O 780-FBGA | Intel / Altera
EP1M350F780C6

EP1M350F780C6 - Mercury FPGA 486 I/O 780-FBGA | Intel / Altera

The Intel (formerly Altera) EP1M350F780C6 is a high-performance Mercury-family Field Programmable Gate Array (FPGA) IC delivering 486 user I/Os in a 780-ball FineLine BGA package (29 mm x 29 mm body). It integrates up to 1.25 Gbps clock-data-recovery (CDR) capable high-speed transceivers, on-chip look-up tables (LUTs), and embedded memory blocks, with a core supply of 1.8 V (1.71 V to 1.89 V). An FPGA (Field Programmable Gate Array) is a type of programmable logic device (PLD) that combines the architecture of gate arrays with field programmability. FPGAs sit above general-purpose processors and fixed-function ASICs in the design hierarchy, offering hardware-level parallelism, configurable logic blocks (CLBs), programmable interconnect, and dedicated silicon for memory, transceivers, and DSP. They are used when time-to-market, design flexibility, or low-to-mid volume production economics matter more than the per-unit cost of a fixed-function ASIC. Key features of the EP1M350F780C6 include 486 user I/Os, integrated 1.25 Gbps transceivers with CDR support, a 1.8 V core supply (1.71 V - 1.89 V), commercial operating temperature grade (0 C to 85 C TJ), and CMOS logic family construction. The device is part of Altera's Mercury FPGA family (note: Mercury is a legacy Altera family originally oriented toward high-speed serial I/O applications). The 780-FBGA FineLine BGA package provides a high-density, high-bandwidth interconnect suitable for high-pin-count designs. Architecturally, the Mercury family combines programmable logic elements with hard multi-gigabit transceivers, enabling protocols such as Gigabit Ethernet, SONET, and Fibre Channel to be implemented directly in the FPGA fabric. The on-chip CDR eliminates external clock-recovery components in serial-link designs. Operating temperature is rated 0 C to 85 C (commercial grade), with supply at 1.71 V to 1.89 V (nominal 1.8 V). Typical applications include high-speed serial backplane interfaces, telecom line cards, data communication switches, and protocol bridge designs where integrated transceivers reduce bill of materials. The wide 486-I/O count supports parallel data-path expansion to external memory and bus interfaces. Design tip: route the high-speed serial differential pairs with controlled 100-ohm differential impedance and keep lengths matched within the CDR tolerance window. Place decoupling capacitors as close as possible to each power pin group on the BGA. This page synthesizes distributor pricing, drop-in package-compatible alternatives from the same Altera Mercury family, and practical design guidance - information not consolidated on a single manufacturer page.

Cotação Contato
EP1M350F780C6N - Mercury 350K FPGA, 486 I/O, 780-BGA | Intel (Altera)
EP1M350F780C6N

EP1M350F780C6N - Mercury 350K FPGA, 486 I/O, 780-BGA | Intel (Altera)

The Intel (formerly Altera) EP1M350F780C6N is a 350,000-gate CMOS loadable programmable logic device from the Mercury FPGA family, delivering 14,400 logic cells with 486 user I/Os in a 780-ball fine-line plastic BGA (FC-FBGA) package. It operates from a 1.8 V core supply across a commercial 0 C to 85 C temperature range and integrates high-speed transceivers supporting clock data recovery (CDR) at up to 1.25 Gbps per channel, enabling compact serial-interface bridges without external PHY silicon. What is an FPGA? An FPGA (Field-Programmable Gate Array) is a semiconductor integrated circuit built around an array of configurable logic blocks (CLBs), programmable interconnect, and I/O cells that an engineer can rewire after manufacturing. FPGAs sit within the broader taxonomy: programmable logic -> logic IC -> integrated circuit -> semiconductor. The Mercury family is an SRAM-based LUT architecture optimized for high-speed serial I/O and short-latency datapaths, and the EP1M350 represents the mid-density tier of that family. Key features include 350K system gates, 14,400 logic cells, 486 user I/O pins, integrated CDR-capable transceivers to 1.25 Gbps, JTAG-based in-system configuration via the IEEE 1149.1 boundary-scan port, and a 1.8 V core supply with multi-voltage I/O support. The 780-ball FC-FBGA package exposes the full I/O count while keeping the board footprint reasonable for backplane and line-card designs. The architecture is LUT-based, with dedicated routing resources for the embedded transceivers and PLLs that synthesize the high-speed serial clocks. By integrating CDR up to 1.25 Gbps, the EP1M350 reduces BOM cost in systems that would otherwise require a separate gigabit transceiver chip, and the LUT fabric keeps logic utilization efficient for glue logic, state machines, and low-latency datapaths. Typical applications include telecom line cards (SONET/SDH aggregation, TDM-to-packet bridges), industrial imaging and video pipeline preprocessing, military/aerospace signal processing, serial backplane bridging (SPI-4.2, RapidIO-lite, custom LVDS links), and legacy ASIC prototyping. Designers typically choose this part when they need a dense, transceiver-rich programmable fabric without migrating to a newer FPGA generation. When laying out a board for the EP1M350F780C6N, follow the FC-FBGA fanout pattern recommended in the Mercury Family Data Sheet and use matched-impedance routing for the 1.25 Gbps serial links. Decouple each transceiver bank locally and keep the 1.8 V core plane uninterrupted beneath the BGA. This page synthesizes distributor pricing, same-package drop-in alternatives from the Mercury family, and design guidance not found in the manufacturer datasheet alone.

Cotação Contato
EP1M350F780C7 - Mercury FPGA 350K Gates 486 I/O BGA-780 | Intel
EP1M350F780C7

EP1M350F780C7 - Mercury FPGA 350K Gates 486 I/O BGA-780 | Intel

The Altera (Intel) EP1M350F780C7 is a Mercury-family high-performance programmable logic device (PLD) featuring 350,000 system gates in a 780-ball FineLine BGA package, with 486 user I/Os and a 1.8V core supply. The Mercury architecture integrates up to 1.25 Gbps clock-data-recovery (CDR) transceivers and on-chip look-up table (LUT)-based logic, targeting high-speed serial I/O and parallel processing applications. A field-programmable gate array (FPGA) is a type of programmable logic device that combines a matrix of configurable logic blocks (CLBs), programmable interconnects, and I/O cells on a single semiconductor die. FPGAs belong to the broader hierarchy of programmable logic devices (PLDs), which also include complex PLDs (CPLDs) and simple PLDs (SPLDs). Mercury is positioned between the APEX and Cyclone lines, with emphasis on embedded transceiver support and high I/O count. Key features of the EP1M350F780C7 include integrated high-speed transceivers with CDR support to 1.25 Gbps, multi-port memory blocks, and JTAG-based configuration via the Quartus II development system. The 1440 logic array blocks (LABs) provide the density backbone for parallel datapath implementation, while the 486 user I/Os support wide parallel bus interfaces to external memory and ASIC peripherals. The Mercury architecture uses a CMOS process with an SRAM-based configuration cell, enabling in-system reprogrammability through standard JTAG or passive/active serial configuration schemes. Quartus II includes pre-optimized DesignWare libraries from Synopsys for Mercury, simplifying pipelined datapath and DSP-style synthesis. Embedded transceiver blocks reduce bill-of-materials cost by eliminating external SERDES components on multi-gigabit links. Typical applications include telecommunications line-card glue logic, serial backplane aggregation, industrial control bridges, and prototype ASIC replacement. Designers choose Mercury when they need 1.25 Gbps CDR plus moderate logic density in a single device, replacing two-chip SERDES+FPGA designs. When designing with this device, allocate adequate PCB area for the 780-ball FineLine BGA and follow Intel/Altera's recommended decoupling scheme. Confirm Quartus II device support for your target Quartus version, and verify pin assignments against the Mercury pin table for the F780 package variant. This page synthesizes distributor pricing, drop-in alternatives within the Mercury family, and practical design notes not found in a single manufacturer datasheet, providing a consolidated engineering reference for the EP1M350F780C7.

Cotação Contato
EP1M350F780C7ES - 486-I/O Mercury FPGA | Intel
EP1M350F780C7ES

EP1M350F780C7ES - 486-I/O Mercury FPGA | Intel

Intel EP1M350F780C7ES is a high-performance Mercury FPGA with 486 user I/O, integrated high-speed transceivers supporting data rates up to 1.25 Gbps, and a 1.8 V supply in a 780-pin fine-pitch BGA package. The verified source data identifies the component as a CMOS field-programmable gate array using the FINE LINE BGA-780 package. It is intended for embedded programmable-logic designs requiring substantial interface density, clock-data recovery, and configurable digital signal processing. An FPGA, or Field Programmable Gate Array, is a semiconductor device containing programmable logic, routing resources, memory, and configurable I/O. Its hierarchy extends from configurable logic blocks to programmable logic devices, integrated circuits, and programmable digital hardware. Unlike a fixed-function ASIC, an FPGA can be configured after manufacturing. FPGAs are widely used for communication interfaces, digital signal processing, protocol bridging, test equipment, and embedded control because designers can modify functionality without respinning application-specific silicon. Key verified characteristics include 486 user I/O pins, 780 total package pins, a 1.8 V supply voltage, CMOS logic, and a commercial operating-temperature range of 0 C to 85 C. The device family description also states that any 8 channels can operate at 1.25 Gbps, while the other 10 channels must operate at 1.0 Gbps or less. These figures make the device relevant to high-throughput serial links and systems combining several fast channels with slower peripheral or memory interfaces. The Mercury architecture integrates programmable logic with high-speed transceivers and clock-data recovery. Clock-data recovery extracts clock information from incoming serial data, allowing the FPGA to receive high-speed streams without transmitting a separate clock. The combined programmable fabric, transceiver resources, and 486 user I/O enable a system to implement packet processing, stream aggregation, format conversion, and control logic in one device. Exact logic-element count, transceiver count, embedded-memory capacity, and timing grades are not present in the verified web data and therefore require datasheet verification. Typical applications include communication-interface equipment, digital signal processing, embedded protocol conversion, test and measurement hardware, and high-speed data aggregation. The 780-BGA package is appropriate for dense, high-pin-count systems, but it requires controlled impedance, careful power distribution, and thermal-aware PCB design. The 486 user I/O count provides broad connection flexibility, while the transceiver capability supports applications where serial throughput and deterministic data capture are important. Designers should verify the complete pinout, bank voltage rules, transceiver reference-clock requirements, configuration interface, decoupling network, and supported I/O standards against the manufacturer datasheet before layout release. The verified data does not establish the exact transceiver count, logic-element count, package dimensions, thermal resistance, or compliance status. No safe operating-area chart is applicable because this is a digital FPGA, not a power semiconductor. This page consolidates the verified electrical, package, temperature, and sourcing information for EP1M350F780C7ES with clearly marked data gaps, application guidance, and drop-in-analysis boundaries. Distributor inventory and pricing require direct confirmation because the retrieved data contains no XAIPART price schedule and one distributor stock statement was updated on February 25, 2026.

Cotação Contato
EP1M350F780C7N - 350K Gate Mercury FPGA 1.25Gbps CDR 780-FBGA
EP1M350F780C7N

EP1M350F780C7N - 350K Gate Mercury FPGA 1.25Gbps CDR 780-FBGA

The Intel (formerly Altera) EP1M350F780C7N is a Mercury-family high-performance programmable logic device (PLD) integrating 350,000 gates and 14,400 logic cells in a 780-pin FineLine BGA (FC-FBGA) package. It operates from a 1.8V core supply and features integrated high-speed transceivers with built-in clock data recovery (CDR) support up to 1.25 gigabits per second (Gbps), making it well suited for serial interconnect and embedded communication designs. The C7 speed grade denotes a -7 commercial performance bin, with 486 user I/Os available for external interfacing. A Field-Programmable Gate Array (FPGA) is a semiconductor integrated circuit that can be configured by the customer after manufacture to implement arbitrary digital logic. FPGAs sit within the programmable logic hierarchy (PLD > CPLD > FPGA) and are commonly used to prototype ASIC functionality, accelerate parallel processing, and bridge high-speed serial protocols. The Mercury device family specifically targets applications that need high-speed serial transceivers integrated with logic fabric, allowing engineers to reduce board area and BOM by eliminating external PHY devices. Key features include 14,400 logic cells backed by a LUT-based architecture optimized for register-rich designs, embedded SRAM, dedicated phase-locked loops (PLLs), and up to eight channels of 1.25 Gbps CDR-capable serial transceivers. The remaining transceiver channels support data rates up to 1.0 Gbps. The 780-pin FC-FBGA package provides 486 user I/Os at a 1.0 mm terminal pitch, supporting robust signal routing for high-pin-count memory buses and parallel interfaces. Architecturally, the EP1M350 uses a CMOS process with embedded transceiver macros and lookup-table (LUT) logic elements. The transceivers integrate serializer/deserializer (SERDES) blocks, clock-data recovery loops, and word-align logic, enabling protocols such as Gigabit Ethernet, PCI Express, RapidIO, and SONET/SDH. Internal PLLs generate the high-frequency clocks required by the transceivers, and on-chip termination simplifies PCB routing by reducing external component count. Typical applications include high-speed serial backplane prototyping, telecommunications line cards, industrial imaging and video processing, embedded DSP co-processing, and ASIC prototyping for networking ASICs. The combination of integrated 1.25 Gbps transceivers and ample logic density makes the EP1M350F780C7N a common choice for designers transitioning from discrete SERDES implementations to a single-chip solution. When designing with the EP1M350F780C7N, pay close attention to PCB layout for the 1.0 mm-pitch BGA - the FC-FBGA package requires via-in-pad or microvia technology for reliable assembly. Decoupling for the transceiver supply rails must follow the Mercury device reference design to meet jitter and noise budgets. Designers should verify signal integrity with IBIS models and constrain high-speed serial channels appropriately. This page synthesizes distributor stock and pricing data, drop-in Mercury-family alternatives that share the 780-FBGA footprint, and practical design guidance not collated in the original Altera Mercury datasheet, providing a single reference for sourcing and substitution.

Cotação Contato
EP1M350F780C8 - Mercury PLD FPGA 350K Gates 780-BGA | Altera
EP1M350F780C8

EP1M350F780C8 - Mercury PLD FPGA 350K Gates 780-BGA | Altera

The Altera (now Intel) EP1M350F780C8 is a Mercury-family programmable logic device (PLD) from the APEX family, integrating approximately 350,000 typical gates with up to 12,160 logic elements in a 780-ball FineLine BGA package. Operating at the speed grade 8 timing bin, it combines high-density programmable logic with embedded dual-port RAM blocks and a high-speed LVDS-compatible I/O fabric, making it suitable for ASIC prototyping and high-performance digital signal processing. What is a Mercury PLD? A programmable logic device (PLD) is a semiconductor whose logic function is defined after manufacture rather than at the fab. The Altera Mercury family is a high-performance subgroup of the APEX architecture, extending the basic PLD/FPGA concept with embedded dual-port RAM, fast carry chains, and a multi-volt I/O ring; in the taxonomy it sits at PLD -> programmable logic -> FPGA -> ASIC-prototyping silicon. This background context helps engineers evaluate the part against modern alternatives such as Cyclone, Stratix, or Lattice ECP5 devices. Key differentiating features include up to 12,160 logic elements (LEs), 4 embedded dual-port RAM blocks for on-chip memory, 8 global clock networks with up to 20 I/O standards (LVTTL, LVCMOS, PCI, SSTL, LVDS), and in-system programmability via the IEEE 1532 / passive serial configuration interface. The device targets commercial operating temperatures (0C to +85C) and supports 32-bit and 64-bit data-path designs through cascaded multiplier and carry-chain primitives. Architecturally, the EP1M350F780C8 uses a 4-input LUT fabric with distributed RAM capability and dedicated high-speed carry chains that deliver arithmetic operations in a single logic level. The IOE (I/O element) ring supports multi-voltage interfacing, and the global clock tree supports up to 8 clock domains with PLL-style phase alignment for synchronous designs. Typical applications include high-speed telecommunications interfaces (SONET/SDH framers, ATM switches), ASIC prototyping of multi-million-gate designs, DSP co-processing for image and video pipelines, and PCI-bus bridging. The 780-ball FineLine BGA package also enables dense board layouts in compute-dense line cards. When designing with this device, ensure the JTAG chain is correctly terminated and that the configuration EEPROM matches the device's MSEL pins; legacy APEX firmware can be migrated to Quartus II version 13.1 or earlier. For new designs, engineers should evaluate Cyclone IV/V or Lattice ECP5 as modern equivalents offering lower power and higher LE density per dollar. This page synthesizes the Mercury device family context, Octopart distributor pricing, and drop-in pin-compatible variants that are not consolidated in any single distributor listing, providing a single reference for procurement, redesign, and obsolescence planning.

Cotação Contato
EP1M350F780I5 - Altera Mercury Enhanced Configuration Device, 780-pin FBGA | Intel
EP1M350F780I5

EP1M350F780I5 - Altera Mercury Enhanced Configuration Device, 780-pin FBGA | Intel

The Altera EP1M350F780I5 is a member of the Altera Mercury (EP1M) enhanced configuration device family, designed as a single-device, high-speed configuration solution for very high-density Altera FPGAs such as APEX and Mercury-class silicon. It packages a flash memory array together with a configuration controller in a 780-pin FineLine BGA, and is rated for the industrial temperature range as indicated by the "I5" suffix. An enhanced configuration device (sometimes called a "configuration PROM" or "EPC") is a non-volatile memory IC that stores the FPGA configuration bitstream and serialises it to the target FPGA at power-up via Altera's passive serial, active serial, or fast passive parallel configuration scheme. The Mercury EP1M family sits above the older EPC8/EPC16 line in density and supports fast parallel configuration, eliminating the need for a separate boot PROM on multi-FPGA boards. Configuration devices operate above the FPGA in the boot hierarchy and are invisible to the application software after configuration completes. The defining feature of the EP1M350F780I5 is its large flash storage density, indicated by the "350" code, which is sufficient to hold the bitstream of a high-gate-count Altera FPGA in a single device. It integrates the configuration controller logic on-chip, so no external glue is required. Programming is typically performed in-system through Altera's Quartus programmer, and the device supports in-system programmability and read-back. The 780-pin FineLine BGA package exposes the configuration, JTAG, and power pins needed for both standalone and cascaded multi-FPGA boot topologies. Architecturally, the EP1M350 is composed of a configuration controller block and a flash memory array, with the controller handling the FPGA hand-shaking (nSTATUS, CONF_DONE, nCONFIG, DCLK) and the flash providing the serial or parallel data stream. Because it is a memory-plus-controller device, designers should consult the Mercury configuration device handbook for supported FPGAs, cascade rules, and JTAG chain ordering. Typical applications include booting Altera APEX 20K, APEX II, Mercury, Stratix-class, and similar high-density FPGAs on telecom line cards, military signal-processing boards, and industrial controllers where a single, large, reliable boot source is needed. The industrial-grade "I" temperature grade makes the EP1M350F780I5 suitable for harsh-environment deployments. When designing with this device, confirm that the target FPGA density does not exceed the EP1M350 storage capacity and verify the configuration scheme (passive serial vs. fast passive parallel) against the target FPGA's datasheet. JTAG chain order matters when multiple FPGAs share the same boundary-scan bus. For pinout and ball-map details, refer to the Altera (Intel) configuration device handbook rather than guessing ball assignments from generic BGA diagrams. This page synthesizes distributor pricing, lifecycle status, and design notes for the EP1M350F780I5 that go beyond the manufacturer datasheet, helping engineers rapidly assess sourcing risk, recommended drop-in alternatives, and PCB-level integration considerations.

Cotação Contato
EP1M350F780I5N - Mercury PLD FPGA, 350K Gates, 780 FBGA | Altera
EP1M350F780I5N

EP1M350F780I5N - Mercury PLD FPGA, 350K Gates, 780 FBGA | Altera

The Intel (formerly Altera) EP1M350F780I5N is a member of the Altera Mercury PLD family, a programmable logic device delivering up to 350,000 system gates in a 780-pin FineLine BGA (FBGA) package. The Mercury family targets high-speed communications, signal processing, and ASIC prototyping applications with built-in high-speed interfaces and a 1.5V core operating voltage. The 'I5N' suffix indicates an industrial temperature grade (-40C to +85C), speed grade 5, and lead-free packaging. A Programmable Logic Device (PLD) is a digital semiconductor whose logic function is defined by the customer after manufacture, sitting in the broader taxonomy of Field-Programmable Gate Arrays (FPGAs) and Complex PLDs (CPLDs). PLDs are used to implement arbitrary digital logic, glue logic, state machines, and datapath functions without fabricating a custom chip. The Mercury PLD architecture combines look-up table (LUT)-based logic with embedded high-speed transceivers, dedicated clock management, and dual-port SRAM blocks, enabling high-bandwidth data-path applications at clock rates up to several hundred MHz. Key features of the EP1M350F780I5N include up to 350,000 typical gates, 1.5V core operation, multi-volt I/O support including 1.5V, 1.8V, 2.5V, and 3.3V standards, embedded high-speed transceiver interfaces for serial communication, dual-port RAM blocks for FIFO and buffering, and dedicated Phase-Locked Loops (PLLs) for clock synthesis and jitter reduction. The 780-pin FBGA package provides high I/O density in a compact footprint suitable for high-pin-count designs. The device uses a 0.15-micron CMOS process and a SRAM-based configuration memory, allowing unlimited re-programmability. Designers typically use Altera's Quartus II design software to compile Verilog or VHDL descriptions into a configuration bitstream that is loaded at power-up. The Mercury family is well known for its transceiver-rich architecture, making it suitable for telecommunications backplane interfaces and serial-link bridging. Typical applications include high-speed serial interface bridging (e.g., SPI-4.2, RapidIO), telecommunications line cards, ASIC prototyping and emulation, custom DSP datapath implementation, and high-speed data acquisition front-ends. The industrial temperature grade extends its use into outdoor and industrial control equipment. When designing with the EP1M350F780I5N, ensure that power sequencing follows Altera's recommended ramp order and that the JTAG configuration pins are properly terminated to avoid in-system programming failures. Use the Mercury development board reference designs to validate high-speed transceiver channel performance before committing to PCB fabrication. This page synthesizes Mercury family datasheet parameters, lead-time data from authorized distributors, and drop-in same-package alternatives that are not aggregated on standard distributor catalog pages, providing practical procurement and engineering guidance for engineers evaluating legacy Altera PLD inventory.

Cotação Contato
EP1M350F780I6 - 350K Gates 14400 Cells Mercury 1.8V FPGA | Altera
EP1M350F780I6

EP1M350F780I6 - 350K Gates 14400 Cells Mercury 1.8V FPGA | Altera

The Altera (Intel) EP1M350F780I6 is a high-performance Mercury-family FPGA delivering 350K gates and 14,400 logic cells, packaged in a 780-ball fine-line FC-FBGA at 1.8V core supply. It exposes 486 user I/Os and is rated for the industrial 0 to 85 C operating range, with high-speed transceiver support to 1.25 Gbps including embedded clock-data recovery (CDR). The Mercury architecture combines 4-input look-up tables with enhanced embedded memory blocks (M4K/M-RAM) and a fast routing network tuned for data-path, register-intensive, DSP, and communications designs. A field-programmable gate array (FPGA) is a programmable-logic IC whose logic function, interconnect, and I/O behavior are defined by the user's configuration bitstream rather than by the foundry mask set. FPGAs sit hierarchically between discrete logic and ASIC/SoC devices: they offer ASIC-like density and performance for medium-volume designs, and they can implement soft processors, custom DSP pipelines, high-speed serial interfaces, and glue logic in a single chip. The Altera Mercury family specifically targets memory-rich, register-intensive designs by enlarging the on-chip memory-to-logic ratio relative to earlier Cyclone-family predecessors, making it well suited to packet buffering, lookup tables, and arithmetic datapaths. Key differentiating features include up to 1.25 Gbps multi-gigabit transceivers with embedded CDR, dedicated hardware multipliers for DSP, 114,688 bits of embedded memory, JTAG-based IEEE 1149.1 boundary-scan configuration, and active serial configuration via EPC devices. The 780-pin FC-FBGA package supports the high I/O count (486 user I/Os) and is required to break out the differential transceiver channels plus the parallel LVDS/LVCMOS banks. Quiescent and dynamic power figures scale with toggle rate and are typically constrained at board level by 1.8V core, 3.3V I/O supply rails and adequate decoupling. Typical applications include telecommunications line cards, baseband preprocessing, software-defined radio data paths, industrial imaging pipelines, and high-speed serial protocol bridging. The combination of 14,400 logic cells, 486 I/Os, and 1.25 Gbps transceivers makes the EP1M350F780I6 a workhorse for backplane aggregation, protocol conversion, and embedded DSP. Engineers who need drop-in alternatives should also consider the -C7/-C6/-C5 commercial-temperature variants and the -I6N lead-free variant, all in the same 780-ball FC-FBGA footprint.

Cotação Contato
EP1M350F780I6AA - 350K Gates Mercury FPGA | Intel | 780-FBGA
EP1M350F780I6AA

EP1M350F780I6AA - 350K Gates Mercury FPGA | Intel | 780-FBGA

The Intel (formerly Altera) EP1M350F780I6AA is a Mercury-family FPGA delivering 350K system gates with 14,400 logic elements in a 780-pin FineLine BGA package, supporting 486 user I/Os. Built on a 1.8 V core, 0.13 µm process, the Mercury family integrates high-speed differential transceivers and supports CDR (Clock Data Recovery) with a speed-optimized PLD architecture aimed at serial-interface, telecom, and signal-processing applications. The 'I6' speed grade and industrial temperature rating (-40C to +100C) make this part suitable for harsh-environment deployments where full commercial-grade parts would otherwise fail. What is a Mercury-family FPGA? A Field Programmable Gate Array (FPGA) is a programmable logic device containing an array of configurable logic blocks (CLBs), programmable interconnect, and dedicated hard-IP blocks such as transceivers, block RAM, and DSP slices. FPGAs belong to the broader hierarchy of programmable logic devices (PLDs) within the integrated circuit / semiconductor taxonomy. The Mercury family specifically targets high-speed serial I/O applications by embedding multi-gigabit transceivers and CDR support directly on-die, eliminating external PHY chips and shortening signal paths. Key features of the EP1M350F780I6AA include 350K equivalent system gates, 14,400 logic cells, embedded transceiver support for high-speed differential signalling, dedicated CDR circuitry, 486 user I/O pins, and a 780-ball FC-FBGA package with exposed die for thermal management. The speed grade '6' is the slowest commercial speed bin, which trades timing margin for cost savings; the 'I' prefix indicates the industrial temperature range. Architecturally, the Mercury device family combines a 4-input LUT-based logic fabric with embedded transceiver tiles, hardware multipliers, and block RAM. Process technology is a 0.13 µm CMOS with 1.8 V core and 1.5 V-3.3 V capable I/Os. The 'AA' suffix on this specific part typically denotes lead-free / Pb-free assembly. Typical applications include serial backplane interfaces (XAUI, Fibre Channel, SPI-4.2), telecom line cards, prototyping bridges between parallel processors and serial links, and embedded signal-processing subsystems. Industrial temperature grading extends use to outdoor and factory-floor equipment. Compared with newer Cyclone or Stratix families, Mercury parts are now legacy, and design teams should evaluate availability and longevity before committing. Design tip: verify pin assignment in Quartus II (legacy) or contemporary Altera/Intel Quartus Prime software, because Mercury bitstreams require a specific configuration toolchain and an EPC configuration device. Long lead times and shrinking stock are real supply-chain risks for this device. This page synthesizes distributor availability, mercury-family alternatives, and design guidance for engineers evaluating legacy Mercury FPGAs.

Cotação Contato
EP1M350F780I6N - 350K Gates Mercury FPGA, 780-FBGA | Altera/Intel
EP1M350F780I6N

EP1M350F780I6N - 350K Gates Mercury FPGA, 780-FBGA | Altera/Intel

The Altera (Intel) EP1M350F780I6N is a member of the Mercury family of high-performance programmable logic devices (PLDs), delivering 350K equivalent gates and 14,400 logic cells in a 780-pin FineLine BGA (FC-FBGA) package. Built on a 1.8V CMOS process with 0.18 µm technology, this device integrates high-speed transceivers capable of clock data recovery (CDR) up to 1.25 Gbps, providing a complete high-speed serial interface solution. The device exposes 486 user I/Os, supports up to 114,688 bits of embedded RAM, and provides 1,440 logic array blocks (LABs) for implementing dense, high-speed digital logic. A Field-Programmable Gate Array (FPGA) is a type of integrated circuit that can be reconfigured by the designer after manufacturing, making it a semi-custom semiconductor device. The Mercury family occupies the niche between traditional logic ASICs and software-defined signal processing, offering LUT-based architecture optimized for high-speed parallel and serial data paths. As a high-density programmable logic device, the EP1M350 sits in the power-management and high-speed interconnect hierarchy (PLD -> programmable logic -> FPGA -> digital semiconductor) and is most often deployed where off-the-shelf ASSPs cannot meet timing, throughput, or interface requirements. Key features of the EP1M350F780I6N include integrated high-speed transceivers with 1.25 Gbps CDR, advanced interconnect architecture for low-skew clock and signal distribution, dedicated on-chip memory for FIFO and packet buffering, and built-in support for source-synchronous interfaces including LVDS. The LUT-based fabric is optimized for high-speed logic paths, while the embedded transceiver macros eliminate the need for external SERDES components, reducing both board area and BOM cost. The industrial temperature grade (I6 suffix) supports operation from -40 °C to 85 °C ambient with a 1.71 V to 1.89 V core supply. Architecturally, the Mercury family combines a structured ASIC-like logic fabric with embedded transceiver channels, PLL blocks, and dedicated I/O elements that support multiple I/O standards. The 1.25 Gbps CDR capability makes the part especially well suited for telecom backplanes, serial Rapid I/O, and proprietary chip-to-chip links, while the high logic density supports parallel datapath processing for protocol bridging and packet inspection. The 780-FBGA package provides the signal integrity required for multi-hundred-megahertz operation across 486 user I/Os. Typical applications for the EP1M350F780I6N include high-speed serial interface bridging (1 Gbps links), telecom equipment line cards, SONET/SDH framer ASIC replacement, custom protocol engines for storage and networking, and high-speed data acquisition front ends. It is also deployed in legacy communication infrastructure, industrial imaging pipelines, and military/aerospace prototypes where a ruggedized BGA package with industrial temperature grading is preferred. When designing with this device, pay close attention to the 780-FBGA (29 x 29 mm) land pattern: it requires 4 to 6 PCB layers with matched-impedance routing, microvia or via-in-pad construction, and a controlled-impedance stack-up. The 1.8V core requires tight decoupling with 0.1 µF and 0.01 µF capacitors placed within 5 mm of every supply pin, and the transceiver supply rails must be filtered and isolated from noisy digital rails. This page synthesizes distributor pricing, drop-in alternatives, and practical design notes not found in the manufacturer datasheet, providing engineering context for evaluating the EP1M350F780I6N for new and legacy designs.

Cotação Contato
EP1M350F780I7 - Mercury PLD 350K Gates FPGA | Altera (Intel)
EP1M350F780I7

EP1M350F780I7 - Mercury PLD 350K Gates FPGA | Altera (Intel)

The Altera (Intel) EP1M350F780I7 is a Mercury PLD family FPGA delivering 350,000 system gates with embedded high-speed serial interface support, housed in a 780-pin FineLine BGA package with industrial temperature grade. The device is built on a 0.15 µm process and is configured as a Configuration Device for SRAM-based LUT Devices, providing high-density programmable logic for wired telecommunications, networking infrastructure, and high-speed serial I/O bridging. An FPGA (Field-Programmable Gate Array) is a type of programmable logic device (PLD) that allows engineers to implement arbitrary digital logic circuits after PCB fabrication. The EP1M350 belongs to the Mercury family, which extends the standard PLD hierarchy (PLD → CPLD → FPGA → programmable logic device family) with embedded multi-gigabit transceivers. Each FPGA consists of configurable logic blocks (LUTs), embedded memory, and programmable interconnect, sitting between standard logic ICs and full-custom ASICs in cost and flexibility. Key features of the EP1M350F780I7 include 8 channels at 1.25 Gbps serial I/O, additional channels up to 1.0 Gbps, embedded memory blocks, and LVDS-compatible I/O. The Mercury architecture supports up to 18 high-speed serial channels, allowing any 8 to run at the full 1.25 Gbps rate. Industrial temperature grade (-40 °C to +100 °C) makes the part suitable for telecom outdoor equipment, factory automation controllers, and ruggedized embedded systems. The device uses SRAM-based configuration memory, requiring an external configuration device (typically an EPC series PROM) at power-up to load the bitstream. According to the Mercury family datasheet, the architecture integrates PLLs, clock networks, and double-data-rate I/O for memory interfaces. The Mercury family is widely deployed in synchronous optical network (SONET/SDH) line cards, gigabit Ethernet switches, and custom protocol bridging ASICs. Typical applications include high-speed serial backplane bridging, telecom line-card glue logic, custom protocol converters, and ASIC prototyping. When designing with this FPGA, plan for configuration bitstream storage (typically 4–8 Mbit external PROM) and verify thermal dissipation at maximum toggle rate.

Cotação Contato
EP1M350F780I7N - Altera Mercury PLD, 780-pin FBGA | Intel FPGA
EP1M350F780I7N

EP1M350F780I7N - Altera Mercury PLD, 780-pin FBGA | Intel FPGA

The Altera (now Intel FPGA) EP1M350F780I7N is a member of the Mercury PLD family, an enhanced configuration device that delivers high-speed, single-chip configuration for very high-density SRAM-based LUT FPGAs. It integrates a configuration controller and embedded flash memory in a 780-ball FineLine BGA package, providing a robust stand-alone configuration solution for high-end FPGA designs. Operating in the industrial temperature range and supplied in 7-speed-grade silicon, this part targets designs where deterministic, in-system flash storage of FPGA bitstreams is required. An enhanced configuration device is a non-volatile memory plus state-machine IC designed to configure SRAM-based FPGAs at power-up, replacing legacy PROM-based boot solutions. Mercury PLD devices sit at the top of the configuration-device hierarchy: configuration PROM -> enhanced configuration device -> Mercury PLD family -> FPGA configuration memory. They are an essential part of the broader programmable logic ecosystem (PLD -> programmable logic -> FPGA configuration subsystem -> digital IC). Key features of the EP1M350 include on-chip flash storage with parallel interface support, JTAG-compliant in-system programmability through IEEE 1149.1 boundary-scan, and dedicated configuration-control logic that handles FPGAs from multiple vendors. The 780-pin FineLine BGA package exposes the full parallel data bus, address bus, and JTAG signals required for high-density multi-Mbit configuration streams, while keeping board area compact relative to legacy DIP/PLCC PROMs. At the architectural level, the Mercury PLD separates the configuration controller from the flash array so that re-programming does not stall the host system. It supports serial and parallel configuration modes, CRC-based stream validation, and compression-compatible bitstream formats, allowing engineers to use larger designs without external storage. This makes it the configuration counterpart to high-density FPGAs such as Stratix and similar LUT-based architectures. Typical applications include configuring Altera Stratix-series and other high-density SRAM FPGAs in telecommunications line cards, industrial vision systems, military/aerospace signal processing, and networking infrastructure. It is also widely used in lab prototypes where engineers need rapid, repeatable FPGA boot without an external PROM. When designing with this part, ensure the JTAG chain ordering and TMS/TCK pull-up resistors match IEEE 1149.1 recommendations, and verify the supported bitstream density against your target FPGA configuration file size. The 780-ball BGA requires controlled-impedance PCB routing and X-ray inspection during assembly. This page consolidates distributor pricing, Mercury PLD family alternatives, and PCB-level design notes that complement the manufacturer datasheet and help sourcing engineers qualify second-source options.

Cotação Contato
EP1M350F780I8 - Mercury FPGA 350K Gates | Intel / Altera
EP1M350F780I8

EP1M350F780I8 - Mercury FPGA 350K Gates | Intel / Altera

The Intel / Altera EP1M350F780I8 is a Mercury-family programmable logic device (PLD) from Altera's APEX FPGA family, providing approximately 350,000 system gates in a 780-pin FineLine BGA package with industrial-grade temperature rating. It is part of the enhanced configuration device family designed as a single-chip, high-speed, advanced configuration solution for very high-density FPGAs. A Programmable Logic Device (PLD) is an integrated circuit that can be configured by the end user to implement custom digital logic. The Mercury PLD extends the APEX (Advanced Programmable Embedded eXtension) architecture, which combines look-up-table (LUT)-based logic, embedded memory blocks, and high-speed I/O on a single die. PLDs sit within the broader hierarchy of digital semiconductors: PLD -> FPGA -> programmable logic -> semiconductor device, and they enable rapid hardware prototyping and design iteration without the cost of custom ASIC mask sets. Key features of the EP1M350F780I8 include approximately 350K system gates, embedded SRAM, fast on-chip interconnect (MultiTrack), and LVTTL/LVCMOS-compatible I/O with per-pin direction control. The device supports in-system programmability through the IEEE 1149.1 JTAG interface and is built on a 0.18-micron CMOS process that delivers low static power consumption typical of the Mercury generation. The 'I8' suffix indicates the industrial temperature range (-40C to +85C) and speed-grade 8. Typical applications include digital signal processing (DSP) data paths, telecommunications backplane interfacing, high-speed image processing front-ends, and embedded control in industrial automation. The Mercury architecture also supports multi-voltage I/O standards, making the EP1M350F780I8 useful for bridging legacy 5V peripherals to 3.3V or 2.5V processor buses. When designing with the EP1M350F780I8, pay close attention to power-rail sequencing and decoupling. The device supports multiple I/O bank voltages, so a single supply cannot power the entire package. Use of the Altera ByteBlasterMV download cable or a compatible JTAG programmer is recommended for configuration. Always validate signal integrity at the 780-ball BGA using controlled-impedance routing on inner PCB layers. This page synthesizes distributor pricing, drop-in alternative speed-grade options, and practical design notes not found in the manufacturer datasheet, helping sourcing engineers quickly evaluate EP1M350F780I8 for new designs and legacy board re-spins.

Cotação Contato