Microcontroladores

Produtos (18701)

ATSAMA5D28B-CUR - 500MHz Cortex-A5 MPU 289-LFBGA | Microchip
ATSAMA5D28B-CUR

ATSAMA5D28B-CUR - 500MHz Cortex-A5 MPU 289-LFBGA | Microchip

The Microchip Technology ATSAMA5D28B-CUR is a high-performance 32-bit ARM Cortex-A5 microprocessor running up to 500 MHz, housed in a 289-ball LFBGA (14x14 mm) package with industrial -40C to +85C temperature grade. The SAMA5D2 family integrates ARMv7-A architecture with Arm TrustZone security, a NEON media processing engine, and a 128 kbyte L2 cache configurable as on-chip SRAM. A microprocessor (MPU) is a system-on-chip integrating CPU cores, caches, memory controllers, and peripheral IP into a single device, providing the central compute engine for Linux- and RTOS-based embedded products. MPUs sit above microcontrollers (MCUs) in capability hierarchy: MPU -> application processor -> embedded processor -> semiconductor. The Cortex-A5 core delivers the throughput required for graphical HMI, multimedia, and connected-device applications while maintaining ARM's power-efficient execution profile. Key features of the ATSAMA5D28B-CUR include a single-core Cortex-A5 with 32 kbyte L1 instruction cache, 32 kbyte L1 data cache, full Memory Management Unit (MMU), and 128 kbyte L2 cache. The device integrates a 16-bit DDR controller supporting LPDDR1/2/3 and DDR2/3/3L with inline ECC, plus QSPI, 10/100 Ethernet MAC, USB 2.0 with HSIC, two CAN-FD controllers, and a TFT LCD controller supporting up to 1024x768 resolution. Cryptographic accelerators (AES, SHA, TRNG) and secure boot with Arm TrustZone enable hardened embedded security. Architecturally, the SAMA5D28 uses a Cortex-A5 superscalar pipeline paired with NEON SIMD extensions for accelerated multimedia codecs. The peripheral subsystem implements Microchip's SAM-BA boot ROM and Atmel/Microchip peripheral register set, supported by the mainstream Linux mainline kernel and the Microchip MPLAB Harmony 3 BSP for bare-metal/RTOS workloads. ETM/ETB trace interfaces support real-time instruction tracing during development. Typical applications span industrial HMI panels, building automation gateways, smart energy concentrators, medical patient monitors, point-of-sale terminals, and connected IoT edge nodes. The combination of Cortex-A5 performance, low power, and a rich peripheral mix suits Linux-driven systems requiring local display and connectivity without an external application processor. Design considerations include PCB layout for the 0.8 mm pitch LFBGA: matched-length DDR traces, controlled-impedance routing for the 10/100 Ethernet RMII, and a six-layer stack-up with continuous ground reference under the BGA. Thermal management at 500 MHz requires attention to junction-to-ambient resistance; the part is rated for industrial -40C to +85C ambient operation. This page synthesizes distributor pricing, drop-in same-package alternatives from the SAMA5D2 family, and practical design notes that supplement the manufacturer datasheet for faster board bring-up.

Cotação Contato
ATSAMA5D28C-D1G-CU - ARM Cortex-A5 500MHz MPU, 1Gbit DDR2 | Microchip
ATSAMA5D28C-D1G-CU

ATSAMA5D28C-D1G-CU - ARM Cortex-A5 500MHz MPU, 1Gbit DDR2 | Microchip

The Microchip ATSAMA5D28C-D1G-CU is a high-performance, low-power ARM Cortex-A5 based embedded microprocessor unit (MPU) running at up to 500 MHz, integrating 1 Gbit of DDR2 SDRAM in a 289-ball LFBGA (14x14 mm) System-in-Package (SiP). It is designed for secure connected applications requiring high computational density with low power draw, featuring ARM NEON media processing, floating-point unit, and hardware cryptography accelerators (AES, SHA, TRNG). The -CU suffix denotes the industrial-grade temperature range. An ARM Cortex-A5 microprocessor is a 32-bit application-class processor core implementing the ARMv7-A architecture, designed for low-power embedded Linux/Yocto/Android workloads. Within the broader embedded taxonomy, the ATSAMA5D28C falls under application processors (AP) > microprocessors (MPU) > system-in-package (SiP) > integrated circuits. It sits above microcontroller units (MCUs) such as the ATSAM4S family in the Microchip lineup, offering full MMU support, larger DRAM interfaces, and Linux OS capability. Key specifications include 32 KB L1 instruction cache, 32 KB L1 data cache, 128 KB L2 cache, dual EMAC for Gigabit Ethernet, dual CAN-FD, USB 2.0 high-speed host and device, TFT LCD controller up to WXGA (1280x720), 12-bit ADC, and a 32-bit DDR2/DDR3L/LPDDR2/LPDDR3 controller. Hardware security is provided by on-die crypto accelerators, secure boot with on-chip eFuse OTP, and TrustZone technology. Power consumption is approximately 200 mW active and <50 uW in deep-sleep retention modes. The SiP architecture integrates the 1 Gbit DDR2 memory die directly on the same substrate as the SoC, eliminating external DRAM routing complexity and reducing EMI. This delivers improved signal integrity for the memory bus at speeds up to 200 MHz, which translates to ~3.2 GB/s of peak memory bandwidth. The 289-ball LFBGA package is 14x14 mm with 0.8 mm ball pitch, suitable for 4-layer PCB designs. Typical applications include industrial HMI panels, smart energy gateways, building automation controllers, medical patient monitors, point-of-sale terminals, and connected IoT edge nodes. The integrated DDR2 SiP makes it especially well suited for space-constrained designs where discrete DRAM routing would be impractical. When designing with this MPU, ensure the PCB has matched-length impedance control on DDR2 traces and that the power sequencing requirements (VDDANA, VDDVDD, VDDOSC) are respected. The boot configuration is read from on-chip eFuse and an optional external flash, which must be selected before PCB layout is finalized. This page synthesizes distributor pricing, drop-in SAMA5D2 family alternatives, and practical design guidance that goes beyond the manufacturer datasheet's parameter tables.

Cotação Contato
ATSAMA5D28C-LD1G-CU - 500MHz Cortex-A5 MPU, 2Gb LPDDR2 SiP
ATSAMA5D28C-LD1G-CU

ATSAMA5D28C-LD1G-CU - 500MHz Cortex-A5 MPU, 2Gb LPDDR2 SiP

The Microchip Technology ATSAMA5D28C-LD1G-CU is a high-performance, low-power Arm Cortex-A5 microprocessor unit (MPU) running up to 500 MHz, integrating 2 Gbit of LPDDR2 SDRAM in a System-in-Package (SiP) configuration housed in a 289-ball LFBGA (14x14 mm) package. It is a member of the SAMA5D2 family of embedded MPUs, designed for industrial-grade applications with an operating temperature range of -40C to +85C. An Arm Cortex-A5 MPU (microprocessor unit) is a 32-bit application processor core that runs a full operating system such as Linux or Android. It sits higher in the embedded hierarchy than a microcontroller (MCU): an MCU integrates flash/RAM and peripherals with the core for bare-metal or RTOS workloads, while an MPU requires external memory and is optimized for richer software stacks. The SAMA5D2 family positions itself as an MPU bridge product - powerful enough for graphical HMI, network protocol stacks, and edge analytics, yet power-efficient enough to compete with high-end MCUs in battery-influenced designs. Key differentiating specifications include the integrated 2 Gbit LPDDR2 memory (versus 1 Gbit DDR2 in the ATSAMA5D28C-D1G variant), the high-speed USB 2.0 with HSIC interface, ARM TrustZone technology with boot security and hardware cryptography, and a wide peripheral set including EMAC, CAN-FD, and TFT LCD controller. The integrated LPDDR2 reduces PCB footprint, BOM cost, and design complexity by eliminating external SDRAM routing. The architecture combines a single Cortex-A5 core with Neon SIMD/DSP extensions, an L1 cache subsystem, and an L2 cache controller. The advanced peripheral touch controller, image sensor interface, and 12-bit ADC make it well-suited for human-machine interface and IoT edge nodes. Cryptographic acceleration for AES, SHA, and TRNG offloads security workloads from the CPU. Typical applications include industrial HMI panels, IoT edge gateways, smart energy meters, building automation controllers, and connected medical devices. The wide industrial temperature range and Linux-friendly architecture make it a popular choice for industrial IoT product lines. When designing with this part, pay attention to PCB layout for the LFBGA-289 (14x14) footprint - via-in-pad and microvia stack-up are commonly required. The integrated LPDDR2 still requires careful power-rail decoupling and length-matched routing to the MPU balls per the SAMA5D2 hardware design guidelines. This page synthesizes distributor pricing, drop-in SAMA5D2 family alternatives, and practical design considerations not collated on a single manufacturer page, supporting faster component selection and BOM risk analysis for embedded engineering teams.

Cotação Contato
ATSAMA5D28C-LD1G-CUR - Cortex-A5 MPU 500MHz 289-LFBGA | Microchip
ATSAMA5D28C-LD1G-CUR

ATSAMA5D28C-LD1G-CUR - Cortex-A5 MPU 500MHz 289-LFBGA | Microchip

The Microchip ATSAMA5D28C-LD1G-CUR is a high-performance, low-power Arm Cortex-A5 microprocessor unit (MPU) running up to 500 MHz, integrating 2 Gbit of LPDDR2 SDRAM in a System-in-Package (SiP) format. Housed in a 289-ball LFBGA (14x14 mm) package with industrial temperature rating, this SiP delivers a complete processing node plus working memory in a single surface-mount footprint, simplifying PCB layout for connected and graphical embedded designs. An Arm Cortex-A5 MPU is a 32-bit application-class processor core based on the ARMv7-A architecture, designed for low-power Linux and RTOS workloads in cost-sensitive embedded products. The Cortex-A5 family sits between the microcontroller-class Cortex-M cores and the higher-performance Cortex-A7/A9 cores, offering full application processor capability (MMU, caches, NEON/FPU optional) at relatively low power. The ATSAMA5D28C-LD1G-CUR belongs to Microchip's SAMA5D2 family, a line of heterogeneous MPUs that pair an Arm Cortex-A5 host core with the Cortex-M4 for real-time system control, and that target HMI, connectivity gateway, and industrial control applications. Key differentiating features include 32 Kbytes of I-cache and 32 Kbytes of D-cache with NEON and FPU extensions, a 16-bit DDR2/LPDDR2/LPDDR3 external memory controller in addition to the integrated SiP memory, and a rich set of peripherals: two HS USB ports with PHY, two CAN-FD controllers, three FLEXCOMs (USART/SPI/TWI), a 1 Gbit Ethernet GMAC with 1588 support, an LCD controller up to WXGA, and an image sensor interface. Advanced security is provided by secure boot, hardware crypto accelerators (AES, SHA, TRNG), and tamper detection pins, making the part suitable for hardened edge devices. The SAMA5D28 architecture uses a 65 nm low-power CMOS process and supports Linux (mainline), FreeRTOS via the M4 companion, and bare-metal SDK environments. The integrated SiP memory reduces BOM cost and eliminates the DDR PCB routing complexity that normally consumes four to six PCB layers, which is the central value proposition for compact, high-density designs. Typical applications include industrial HMI panels, IoT edge gateways, building automation controllers, smart appliances, POS terminals, medical patient-monitoring displays, and 4G/LTE router CPE. For each of these the SiP integration, low-power profile, and Linux mainline support significantly shorten time-to-market. The part is also well-suited as an upgrade for legacy Cortex-A5 designs that need additional working memory. When designing with this MPU, allocate PCB space for the 289-ball LFBGA escape routing (0.8 mm ball pitch) and ensure the four-layer minimum stack-up uses impedance-controlled traces for the DDR2/LPDDR2 paths. Plan boot media (QSPI NOR or e.MMC) carefully and use Microchip's SAMA5D2 System-in-Package BSP for Linux to reduce software bring-up time. For harsh environments, leverage the industrial -40C to +85C temperature range and on-die tamper features. This page synthesizes distributor pricing, drop-in alternative comparisons, and practical PCB/software design notes not consolidated on the manufacturer datasheet.

Cotação Contato
ATSAMA5D28C-LD2G-CU - 500MHz Cortex-A5 MPU, 2Gbit LPDDR2 SiP | Microchip
ATSAMA5D28C-LD2G-CU

ATSAMA5D28C-LD2G-CU - 500MHz Cortex-A5 MPU, 2Gbit LPDDR2 SiP | Microchip

The Microchip Technology ATSAMA5D28C-LD2G-CU is a high-performance, low-power Arm Cortex-A5 microprocessor unit (MPU) running up to 500 MHz, integrated with 2 Gbit LPDDR2 SDRAM in a 289-ball LFBGA (14x14 mm) System-in-Package (SiP). It targets industrial-temperature embedded applications requiring secure connectivity, rich user-interface peripherals, and a compact footprint that eliminates external DRAM layout complexity. What is a System-in-Package (SiP) MPU? An SiP integrates a processor die and one or more memory/companion dies inside a single BGA package, allowing engineers to treat the assembly as a single component on the PCB. Compared to a discrete MPU + external DDR2/LPDDR2 design, an SiP shortens critical trace lengths, reduces EMI susceptibility, and simplifies PCB routing. The SAMA5D2 family belongs to the Cortex-A5 class of 32-bit application processors — sitting in the taxonomy: Cortex-A5 -> Arm application processor -> MPU -> embedded microprocessor -> integrated circuit — and is widely used in human-machine interface (HMI), industrial control, and connected IoT edge nodes. Key features of the ATSAMA5D28C-LD2G-CU include: an Arm Cortex-A5 core with Arm NEON and FPU, hardware cryptographic acceleration (AES, SHA, TRNG), a 32-bit LPDDR2/DDR2/LPDDR3/DDR3 memory controller, dual Ethernet GMAC, dual CAN-FD, multiple USB 2.0 High-Speed ports (host and device), up to three SD/SDIO/MMC interfaces, an LCD controller supporting up to WXGA, a 12-bit ADC, and a 12-bit DAC. The integrated 2 Gbit LPDDR2 provides ample headroom for Linux- and RTOS-based GUI stacks, while secure-boot and tamper-detection pins support anti-cloning and DRM use cases. Architecturally, the device pairs a high-throughput Cortex-A5 pipeline with a low-power island for always-on peripherals, enabling fast wake/sleep transitions. Industrial-grade peripherals include Class-D audio interfaces and image-sensor parallel ports, while the on-chip crypto block removes the need for an external secure-element in many designs. Typical applications include industrial HMI panels, smart-home gateways, point-of-sale terminals, building-automation controllers, and connected IoT edge nodes. Designers should follow Microchip's SAMA5D2 hardware guidelines for power-rail sequencing and PCB stack-up — the SiP's internal memory routing constrains the board layer count and demands 4 or more layers with controlled-impedance routing for USB and Ethernet. This page consolidates distributor pricing, drop-in alternatives within the SAMA5D2 family, and engineering design notes that go beyond what is found in the manufacturer datasheet alone.

Cotação Contato
ATSAMA5D28C-LD2G-CUR - SAMA5D2 SIP MPU 500MHz 2Gb LPDDR2
ATSAMA5D28C-LD2G-CUR

ATSAMA5D28C-LD2G-CUR - SAMA5D2 SIP MPU 500MHz 2Gb LPDDR2

The Microchip Technology ATSAMA5D28C-LD2G-CUR is a high-performance, low-power Arm Cortex-A5 microprocessor (MPU) running up to 500 MHz, integrating 2 Gbit of LPDDR2 SDRAM in a 289-ball LFBGA (14x14 mm) System-in-Package (SIP). The device is part of the SAMA5D2 family optimized for connectivity and human-machine interface applications, featuring a single Cortex-A5 core with Neon media processing engine and floating-point unit. Key specifications include 32 KB I-cache and 32 KB D-cache, up to 128 KB SRAM, hardware cryptography accelerators (AES, SHA, TRNG), and dual EMAC Gigabit Ethernet with TSN support. The IC integrates a 2D LCD controller, MIPI DSI and RGB interfaces, USB 2.0 with integrated HS PHY, CAN-FD, and a rich peripheral set including FLEXCOM (USART/SPI/TWI), QSPI, SDMMC, and I2S audio. Operating voltage spans 1.1 V core to 3.3 V I/O, with industrial -40 C to +85 C support and RoHS compliance. The SIP form factor reduces PCB complexity by integrating the DDR memory and decoupling capacitors inside the package, which is critical for space-constrained HMI panels and IoT gateways. The SAMA5D2 series belongs to the Arm Cortex-A5 based application processor family, designed as a low-power alternative to Cortex-A7/A9 MPUs while retaining the full Armv7-A instruction set. It targets the segment between microcontrollers and high-end Cortex-A53 application processors. The device runs Linux (mainline mainline kernel support), RTOS, or bare-metal code, and integrates a security subsystem (Secure boot, secure storage) suitable for IoT edge devices and industrial gateways. The 289-LFBGA 14x14 mm package provides a compact footprint while delivering high memory bandwidth through the integrated 16-bit LPDDR2 interface. Key features that distinguish this part include the integrated 2 Gbit LPDDR2 memory (vs 1 Gbit DDR2 in the LD1G variants), the Cortex-A5 core with NEON and FPU, and the full security IP block. The SIP design eliminates the DDR PCB routing complexity that typically requires 4-layer boards with controlled impedance, allowing two-layer designs in many cases. Typical applications include industrial HMI panels, IoT edge gateways, smart appliances with touch UI, point-of-sale terminals, building automation controllers, and low-power Linux-based sensor hubs. When designing with the ATSAMA5D28C-LD2G-CUR, ensure the PCB uses a 4-layer stack-up with proper ground pour under the BGA for thermal dissipation, since the integrated DDR memory concentrates heat in a small area.

Cotação Contato
ATSAMA5D31A-CFU - ARM Cortex-A5 MPU 536MHz | Microchip
ATSAMA5D31A-CFU

ATSAMA5D31A-CFU - ARM Cortex-A5 MPU 536MHz | Microchip

The Microchip Technology ATSAMA5D31A-CFU is an ARM Cortex-A5 based microprocessor (MPU) from the SAMA5D3 family, running up to 536 MHz with a single core, 32-bit architecture, a floating-point unit, and housed in a 324-pin TFBGA (15x15 mm) industrial-temperature package. It integrates 32 KB each of instruction and data cache plus 128 KB internal SRAM and 160 KB boot ROM, providing a complete application-processor subsystem for connected embedded designs. An ARM Cortex-A5 MPU is a microprocessor that executes the 32-bit ARMv7-A instruction set under a full operating system (typically Linux), distinguishing it from a microcontroller (MCU) which runs bare-metal or RTOS firmware. Within the SoC hierarchy, this part sits as an MPU -> applications processor -> embedded processor -> semiconductor. The Cortex-A5 core delivers higher compute density than Cortex-M MCUs while retaining deterministic interrupt behaviour, making it suitable for HMIs, gateways, and edge nodes that need graphical or network stacks. Key features of the ATSAMA5D31A-CFU include 536 MHz maximum CPU clock, hardware floating-point unit (FPU), dual 32 KB L1 caches, 128 KB SRAM, 160 KB boot ROM, an LCD controller supporting TFT displays up to WXGA, a 12-bit ADC, dual Ethernet GMAC with 1588 PTP, dual CAN, USB 2.0 high-speed host and device, and DDR2/LPDDR memory controller. The "-CFU" suffix denotes the industrial temperature grade (-40C to +85C) and TFBGA-324 package, distinguishing it from commercial-grade (-CU) variants. The architecture integrates a multilayer bus matrix connecting the Cortex-A5 subsystem, SRAM, ROM, and a peripheral bridge to high-bandwidth interfaces (HSMCI, EMAC, USB, LCD, ISI). Hardware encryption is optionally supported through the AES/TDES/SHA crypto block on pin-compatible SAMA5D3 siblings, enabling secure boot and TLS acceleration in connected products. The 160 KB boot ROM contains pre-programmed Atmel/Microchip bootstrap firmware supporting NAND, SD card, SPI flash and serial boot modes. Typical applications include industrial IoT gateways, building automation HMIs, smart-home controllers, point-of-sale terminals, human-machine interfaces with LCD, medical data loggers, fleet-management telematics, and edge-compute nodes running embedded Linux. The combination of Cortex-A5 compute, integrated FPU, LCD controller, and industrial temperature range suits it to graphical HMI panels and Linux-driven control boxes. When designing with the ATSAMA5D31A-CFU, plan for a multi-rail power design (typically 1.2V core, 1.8V DDR, 3.3V IO) and a JTAG/SWD debug path. The TFBGA-324 package requires multi-layer PCB with microvia stackups and controlled-impedance routing for DDR2; reference the SAMA5D3 XULT evaluation kit and Microchip application note AT09332 for validated schematics and Linux BSP boot time. This page synthesizes distributor pricing, drop-in SAMA5D3 family alternatives, and reference design notes not found in the manufacturer datasheet alone.

Cotação Contato
ATSAMA5D31A-CFUR - ARM Cortex-A5 536MHz MPU 324-TFBGA | Microchip
ATSAMA5D31A-CFUR

ATSAMA5D31A-CFUR - ARM Cortex-A5 536MHz MPU 324-TFBGA | Microchip

The Microchip (formerly Atmel) ATSAMA5D31A-CFUR is a high-performance, ultra-low-power ARM Cortex-A5 microprocessor unit (MPU) from the SAMA5D3 family, delivering up to 536 MHz core clock speed in a 324-ball TFBGA (15x15 mm) package. The single-core 32-bit Cortex-A5 core integrates 32 KB each of L1 instruction and data cache, 128 KB of internal SRAM, and a hardware floating-point unit (FPU), enabling Linux- and Android-class application processing at sub-1 W power envelopes. An ARM microprocessor (MPU) is a CPU-centric system-on-chip that integrates memory controllers, peripheral interfaces, and graphics subsystems, distinguishing it from microcontroller units (MCUs) by typically running rich operating systems from external DDR memory. The SAMA5D3 MPU family fits in the broader taxonomy of application processors: Cortex-A5 -> ARM Cortex-A series -> 32-bit application processor -> microprocessor -> system-on-chip -> semiconductor. This hierarchy matters for board architects selecting between MCU, MPU, and DSP based on OS complexity, peripheral bandwidth, and deterministic real-time requirements. Key differentiating features of the ATSAMA5D31A-CFUR include the 536 MHz Cortex-A5 core with NEON media engine, dual 16-bit DDR2/LPDDR/LPDDR2 controllers supporting up to 1 GB of external memory, hardware video decoder supporting up to 720p H.264, and an integrated LCD controller with TFT/STN support. The device integrates high-speed connectivity peripherals including three HS USB 2.0 ports (one with embedded HS PHY), dual Ethernet GMAC with 1588 PTP support, two CAN-FD controllers, and multiple SD/SDIO/MMC interfaces. The 324-TFBGA package provides the required signal density for this peripheral mix while maintaining a 15x15 mm footprint. The SAMA5D3 architecture is built on a low-power 65 nm process with multiple power domains, including a separate backup logic region powered by a coin cell for RTC and tamper detection during main power loss. The advanced power management controller supports DDR self-refresh, peripheral clock gating, and dynamic voltage frequency scaling (DVFS) to optimize energy efficiency across active, idle, and deep-sleep states. Typical applications include industrial human-machine interfaces (HMIs), smart energy gateways, building automation controllers, point-of-sale terminals, and portable medical data acquisition systems. The combination of LCD controller, capacitive touch interface, and Ethernet makes it well suited for connected operator panels in industrial automation. When designing with this MPU, ensure the PCB stackup supports DDR2/LPDDR2 signal integrity with controlled-impedance routing and matched trace lengths. The 324-ball TFBGA requires via-in-pad or microvia technology for reliable assembly, and decoupling must follow the reference schematic in the BSP board files to suppress core voltage transients. This page synthesizes distributor pricing, drop-in alternatives, and practical design notes not found in the manufacturer datasheet, giving engineers a single decision-ready reference.

Cotação Contato
ATSAMA5D31A-CU - ARM Cortex-A5 MPU 536MHz 324-LFBGA | Microchip
ATSAMA5D31A-CU

ATSAMA5D31A-CU - ARM Cortex-A5 MPU 536MHz 324-LFBGA | Microchip

The Microchip ATSAMA5D31A-CU is a high-performance, ultra-low-power ARM Cortex-A5 microprocessor unit (MPU) in the SAMA5D3 family, operating at up to 536 MHz with a 32-bit core and integrated floating-point unit. It features 128 KB of internal SRAM, 32 KB each of L1 instruction and data cache, and ships in a 324-pin LFBGA (15x15 mm) industrial-temperature package. What is an ARM Cortex-A5 MPU? An MPU (Microprocessor Unit) is a high-integration processor designed for running full operating systems such as Linux or Android, in contrast to an MCU which typically runs a real-time OS or bare-metal firmware. The Cortex-A5 core from ARM implements the ARMv7-A architecture with a single-issue superscalar pipeline, NEON SIMD optional, and a hardware floating-point unit (VFPv4). The ATSAMA5D31A belongs to the Application Processor / Embedded MPU taxonomy, sitting above Cortex-M MCUs in the silicon hierarchy and below Cortex-A9/A53/A72 cores in performance. Key features of the ATSAMA5D31A-CU include a 536 MHz maximum CPU clock delivering 850 DMIPS, hardware FPU and NEON media engine, 128 KB on-chip SRAM, a 16-bit DDR2/LPDDR/LPDDR2 external memory controller, LCD controller with touchscreen, 10/100 Ethernet MAC, two HS USB 2.0 ports (host + device), two CAN controllers, and a rich set of serial peripherals (UART, SPI, TWI, I2S, SSC). It also integrates an image sensor interface (ISI) and an AES/TrueRNG crypto accelerator for secure applications. The SoC is built on a 65 nm low-power CMOS process and uses a multi-layer AHB/APB bus matrix for low-latency peripheral access. The dynamic power consumption is below 0.5 mW in deep-sleep retention mode (per the SAMA5D3 datasheet family data), making it well-suited to battery-backed industrial gateways and energy-harvesting endpoints. Typical applications include industrial HMI panels, building automation controllers, smart-grid concentrators, medical patient monitors, low-end POS terminals, and Linux-based IoT gateways. The integrated LCD controller and touchscreen make it a drop-in candidate for graphical operator-interface designs that previously required a discrete display controller. When designing with the ATSAMA5D31A-CU, pay careful attention to the DDR2/LPDDR PCB layout (matched impedance, length-matched DQS), the LFBGA ball-pitch thermal pad connection, and the boot sequence (Boot from NAND, SPI Flash, SDCard, or UART). A Linux BSP and AT91Bootstrap loader from Microchip are mandatory to bring up the board. This page synthesizes distributor pricing, drop-in SAMA5D3 family alternatives, and practical design notes not found in the manufacturer datasheet.

Cotação Contato
ATSAMA5D31A-CUR - 536MHz ARM Cortex-A5 MPU 324-LFBGA | Microchip
ATSAMA5D31A-CUR

ATSAMA5D31A-CUR - 536MHz ARM Cortex-A5 MPU 324-LFBGA | Microchip

The Microchip Technology ATSAMA5D31A-CUR is a high-performance, ultra-low-power ARM Cortex-A5 microprocessor unit (MPU) from the SAMA5D3 family, operating at up to 536MHz with a single 32-bit core, hardware floating-point unit, 32KB each of L1 instruction and data caches, and 128KB of internal SRAM. It is housed in a 324-pin LFBGA package (15mm x 15mm) on Tape & Reel, in the -CUR variant denoting industrial temperature range (-40C to +85C). The SAMA5D3 architecture integrates an LCD controller, DDR2/LPDDR2 memory controller, dual 10/100/1000 Ethernet MACs, USB 2.0 high-speed host and device, CAN, HS-SDMMC, NAND/NOR flash controllers, and multiple UART/SPI/TWI/I2S peripherals, making it suitable for connected industrial HMI, IoT gateways, and smart-energy terminals. An MPU (Microprocessor Unit) is a class of processor IC that requires external memory for program and data storage, in contrast to a microcontroller (MCU) which integrates Flash and RAM on-chip. The ATSAMA5D31A belongs to the Application Processor tier of the ARM ecosystem - more powerful than Cortex-M microcontrollers used in embedded sensor nodes, but more power-efficient than Cortex-A application processors found in tablets or smartphones. Its hypernym hierarchy is: ARM Cortex-A5 -> Cortex-A family -> ARMv7-A architecture -> 32-bit RISC processor -> MPU -> microprocessor -> integrated circuit -> semiconductor. Key differentiating specifications include 536MHz maximum CPU clock, NEON-style media processing engine absent in cost-reduced siblings, dual Gigabit-class EMAC with IEEE 1588 hardware timestamping, and 1.2V core supply with separate 1.8V/3.3V I/O domains. The part integrates an image sensor interface (ISI) for camera inputs and an embedded hardware crypto accelerator (not on all SAMA5D3 SKUs). Architecturally the SAMA5D31A uses the Cortex-A5 MPCore single-core configuration with NEON+FPU, dual AHB-Lite bus matrix, and a multi-layer system bus connecting L2-style 128KB SRAM to peripherals. Power management includes a ULP (Ultra-Low-Power) mode and multiple clock domains that can be individually gated - relevant for battery-backed industrial gateways and energy-harvesting nodes. Linux distributions from the mainline kernel and Buildroot/OpenWrt provide full BSP support, and Microchip ships the ATSAMA5D2-XULT and ATSAMA5D2B-XULT evaluation boards. Typical application domains include industrial HMI panels, IoT edge gateways, smart metering, building automation, medical patient monitors, point-of-sale terminals, and ruggedized vehicle telematics. It is also used in SCADA remote-terminal units (RTUs) and as a graphics-capable host for Qt/Linux-based operator interfaces where a Cortex-M4 MCU would be under-spec'd. When designing with the ATSAMA5D31A-CUR, ensure the DDR2/LPDDR2 trace lengths are matched within the datasheet-defined tolerances and the core 1.2V rail uses a low-noise DC-DC converter - the integrated PLL is sensitive to supply ripple. Boot configuration via BMS (Boot Mode Select) pins must be set before nRESET de-assertion. Linux BSP integration with the sama5d3-at91.dtsi device tree is required for peripheral bring-up. This page synthesizes distributor pricing, drop-in SAMA5D3 alternatives, comparison tables, and PCB design notes not found on the Microchip product brief alone, helping engineers select the right variant for industrial vs. extended-temperature deployments.

Cotação Contato
ATSAMA5D33A-CU - 536MHz ARM Cortex-A5 MPU 324-LFBGA | Microchip
ATSAMA5D33A-CU

ATSAMA5D33A-CU - 536MHz ARM Cortex-A5 MPU 324-LFBGA | Microchip

The Microchip ATSAMA5D33A-CU is a high-performance, ultra-low-power ARM Cortex-A5 embedded microprocessor (eMPU) operating up to 536 MHz (850 DMIPS) in a 324-pin LFBGA (15x15 mm) package. It integrates 128 KB internal SRAM, 32 KB instruction cache, 32 KB data cache, a single-precision hardware floating-point unit, and 160 KB boot ROM. The device targets industrial HMI, smart energy, IoT gateways, and consumer multimedia designs where Linux/embedded OS support is required. An ARM Cortex-A5 MPU is a microprocessor unit based on the ARM Cortex-A5 application-class core, sitting in the hierarchy ARM Cortex-A5 -> Cortex-A family -> application processor -> MPU -> embedded processor -> semiconductor. Compared with Cortex-M microcontrollers, Cortex-A MPUs include a memory management unit (MMU), hardware floating point, and full Linux/Android/RTOS support, making them suitable for rich-OS workloads and complex user interfaces. The SAMA5D3 series specifically balances performance and power, drawing under 200 mW in typical operating modes and below 0.5 mW in deep-sleep retention. Key features include a 533 MHz system bus, 1.4 GB/s aggregate bandwidth through multi-layer AHB/Nic301 interconnect, dual 16-bit DDR2/LPDDR/LPDDR2 controllers (LPDDR2 up to 533 MHz), 10/100/1000 Mbps Ethernet MAC with GMII/RGMII/RMII, three USB 2.0 high-speed ports (one host/device, two host), LCD controller up to 2048x2048 with touchscreen, and hardware image sensor interface. Peripherals include two HS MCI/SDIO ports, two SPI, two SSC/I2S, two TWI/I2C, four UART, two CAN, and a 12-bit ADC. The 324-LFBGA package exposes the full peripheral set while keeping board area manageable. Architecturally the ATSAMA5D33A-CU integrates the Cortex-A5 core with NEON media extension, Neon-style SIMD is absent on A5, plus an FPU, an MPU L1 subsystem, and a peripheral DMA engine. Hardware cryptography is provided through an on-chip AES/SHA engine, random number generator, and secure boot ROM. The device ships in industrial temperature grade (-40C to +85C) and supports Linux mainline (kernel >= 4.x), Buildroot, Yocto, and FreeRTOS via Microchip's SoftDevice BSP. Typical applications include industrial control panels, smart-grid energy meters, building automation HMIs, POS terminals, access-control panels, and portable medical data terminals. Engineers choose the ATSAMA5D33A-CU when Linux is needed but a Cortex-A9/A53 quad-core is overkill for the workload. Compared with the lower-cost SAMA5D2 series, the D3 doubles memory bandwidth and adds Gigabit Ethernet, making it preferred for camera-pipe and high-throughput industrial gateways. When designing with the ATSAMA5D33A-CU, pay attention to the LFBGA routing - the 0.8 mm pitch requires 4-layer minimum PCB with micro-via fanout, and the DDR2 traces must be length-matched within 50 mils. Decoupling requires 10 µF + 100 nF per power rail placed within 2 mm of the package balls. The boot configuration (BMS, JTAG) must be strapped before VCore stabilizes. This page synthesizes Microchip datasheet excerpts, distributor pricing from DigiKey/Mouser/Heisener, drop-in SAMA5D3 family alternatives, and practical design notes not found in a single manufacturer document.

Cotação Contato
ATSAMA5D33A-CUR - 536MHz Cortex-A5 MPU, 324-LFBGA | Microchip
ATSAMA5D33A-CUR

ATSAMA5D33A-CUR - 536MHz Cortex-A5 MPU, 324-LFBGA | Microchip

The Microchip ATSAMA5D33A-CUR is a high-performance, ultra-low-power ARM Cortex-A5 microprocessor (MPU) from the SAMA5D3 family, housed in a 324-pin LFBGA (15x15 mm) package. It integrates a single 32-bit Cortex-A5 core running up to 536 MHz with 32 KB each of instruction and data cache, 128 KB internal SRAM, and a hardware floating-point unit. The part operates from a 1.2 V core supply and supports industrial temperature range operation (the "A" suffix). An ARM Cortex-A5 MPU is a microprocessor unit (as distinct from a microcontroller) that requires external memory and is designed to run a full operating system such as Linux. Within the embedded hierarchy, this positions the SAMA5D3 as a mid-tier application processor above Cortex-M microcontrollers but below Cortex-A53/A72 application processors. It bridges the gap for products that need a graphical UI, networking stack, or file system without the cost of a higher-end applications processor. The MPU category itself sits within the broader taxonomy of system-on-chip (SoC) semiconductors designed for embedded computing. Key features of the ATSAMA5D33A-CUR include a 128 KB L2 cache, dedicated L1 caches for instruction and data, and an integrated ARM NEON-style media engine (per SAMA5D3 family documentation). The device supports DDR2/LPDDR/LPDDR2 external memory interfaces via the MPDDRC controller, high-speed USB 2.0 with embedded high-speed PHY, dual EMAC Ethernet, and a wide array of peripherals including CAN, HSMCI, SSC, I2S, TWI, SPI, and UART. The variant suffix "A" denotes revision A silicon with industrial-grade temperature support. The ATSAMA5D33A-CUR is built on a low-power CMOS process with multiple power domains to enable aggressive power gating for battery-powered designs. SAMA5D3 devices typically consume less than 200 mW in active mode at full clock and drop to single-digit mW in low-power retention modes. The integrated NEON media engine accelerates video and audio codecs, while the LCD controller (LCDC) supports up to WXGA resolution panels, enabling cost-effective HMI designs. Typical applications include human-machine interface (HMI) panels, industrial gateways and PLC controllers, building automation, smart energy and metering terminals, point-of-sale (POS) systems, medical patient monitoring, and connected IoT edge devices running embedded Linux. The wide peripheral set also suits factory automation controllers with real-time Ethernet and fieldbus requirements. When designing with this MPU, plan the PCB stack-up around the 324-ball LFBGA 0.8 mm pitch package early; trace escape routing and via-in-pad design rules must be factored in before schematic capture. Decoupling the core 1.2 V rail with bulk and high-frequency ceramics placed directly under the BGA is essential for clean power delivery to the high-speed Cortex-A5 core. This page consolidates distributor pricing, same-brand drop-in SAMA5D3 alternatives, and practical PCB/package design notes that complement the manufacturer datasheet.

Cotação Contato
ATSAMA5D34A-CU - 536MHz ARM Cortex-A5 MPU, 324-LFBGA | Microchip
ATSAMA5D34A-CU

ATSAMA5D34A-CU - 536MHz ARM Cortex-A5 MPU, 324-LFBGA | Microchip

The Microchip ATSAMA5D34A-CU is a high-performance, ultra-low-power ARM Cortex-A5 embedded microprocessor (MPU) operating at up to 536 MHz (850 DMIPS) in a 324-pin LFBGA (15x15 mm) package. It is part of the SAMA5D3 series, integrates 128 KB of internal SRAM, 32 KB each of instruction and data cache, a single-precision floating-point unit, and a 160 KB boot ROM, delivering Linux-class performance at sub-200 mW power consumption. An ARM Cortex-A5 application processor is a 32-bit RISC CPU core that implements the ARMv7-A architecture with optional NEON media extensions, MMU, and a hardware FPU. Cortex-A5 sits in ARM's mid-range application profile above Cortex-M microcontrollers but below Cortex-A9 and Cortex-A53 cores. The SAMA5D3 family packages this core with on-chip peripherals (Ethernet, USB, CAN, LCD, EMAC, image sensor interface, SD/MMC, NAND/NOR flash controllers) to provide a system-on-chip for industrial HMI, point-of-sale terminals, smart energy gateways, medical data acquisition, and connected IoT edge nodes running embedded Linux. Key features include a 1.08 V to 1.32 V core supply with a separate 1.8 V/3.3 V I/O domain, dual 10/100/1000 Ethernet MACs with hardware-accelerated cryptography (AES, 3DES, SHA, True RNG), three high-speed USB 2.0 ports (one device, two host), two CAN controllers, a 24-bit TFT LCD controller up to XGA resolution, a parallel image sensor interface, and DDR2/LPDDR/LPDDR2 controller up to 1 Gbit. Peripherals are interconnected via a multi-layer AHB/APB matrix for low-latency DMA. The architecture uses a 65 nm low-power CMOS process and a sophisticated clock gating scheme including per-domain power switches and a 0.5 mW retention mode. The CPU pipeline is dual-issue in-order with branch prediction, the FPU is IEEE-754 single-precision, and DSP/SIMD instructions are available through the optional NEON unit. Boot options include NAND, NOR, SPI flash, SD/MMC, UART, and USB; secure boot is supported via on-chip SHA/AES engines and tamper-detection pins. Typical applications include industrial human-machine interface (HMI) panels with TFT LCD, medical patient monitors and diagnostic instruments, smart energy concentrators and grid gateways, point-of-sale (POS) terminals, building automation controllers, and connected IoT edge nodes. The combination of Linux support, hardware crypto, dual gigabit Ethernet, and sub-200 mW active power make the SAMA5D3 a workhorse for industrial-grade 32-bit MPU designs. When designing with this part, ensure the PCB has a continuous ground plane under the 15x15 mm LFBGA and follow Microchip's AN-10319 routing rules for DDR2/LPDDR traces (length matching, controlled impedance, reference planes) to achieve error-free DRAM operation at 133 MHz. Decoupling follows a 100 nF + 4.7 µF per supply pin pattern with one bulk 47 µF tantalum near the package. This page synthesizes distributor stock and price data, drop-in SAMA5D3 family alternatives, and practical PCB/layout guidance not found in the manufacturer datasheet.

Cotação Contato
ATSAMA5D34A-CUR - Cortex-A5 MPU 536MHz 128KB SRAM LFBGA-324
ATSAMA5D34A-CUR

ATSAMA5D34A-CUR - Cortex-A5 MPU 536MHz 128KB SRAM LFBGA-324

The Microchip Technology (formerly Atmel) ATSAMA5D34A-CUR is a high-performance, ultra-low-power ARM Cortex-A5 microprocessor unit (MPU) operating up to 536 MHz with a floating-point unit, 32 KB each of instruction and data cache, 128 KB of internal SRAM, and packaged in a 324-pin LFBGA (15x15 mm, 0.8 mm pitch) for industrial-temperature applications. It integrates a high-bandwidth system architecture that supports DDR2/LPDDR, NAND flash, and a wide range of connectivity peripherals, including dual EMAC, USB, CAN, and LCD controller, while operating from a 1.08-1.2 V core supply. What is an ARM Cortex-A5 MPU? An MPU (Microprocessor Unit) is a CPU-centric System-on-Chip designed to run a full operating system such as Linux, in contrast to a microcontroller (MCU) that typically runs a real-time OS or bare-metal firmware. The Cortex-A5 core implements the ARMv7-A architecture with NEON media extensions and a single-precision floating-point unit, enabling high-throughput integer and floating-point workloads. Within the broader taxonomy, the ATSAMA5D34 belongs to the application-processor class of embedded processors and sits below Cortex-A7/A9 parts in performance but above Cortex-M7 microcontrollers in capability. Key features include 536 MHz maximum CPU clock, 128 KB on-chip SRAM, 32 KB + 32 KB L1 caches, integrated LCD controller up to XGA resolution, dual 10/100/1000 Ethernet MACs (GMII/RGMII/MII), USB 2.0 high-speed host/device, two CAN controllers, hardware image sensor interface, and up to 105 GPIO lines. The device supports secure boot and on-chip cryptographic accelerators including AES, TDES, and a True Random Number Generator (TRNG). DDR2/LPDDR memory controllers support up to 1 GB of external RAM. Architecturally, the SAMA5D3 family uses a multilayer AHB bus matrix that lets CPU, DMA, and peripheral subsystems access memory concurrently without arbitration stalls, while a dedicated peripheral bridge and event system minimize interrupt latency. The integration of FPU and SIMD-capable NEON media engine accelerates DSP and multimedia workloads at modest power, typically below 0.5 W active and sub-mW in retention modes - critical for battery-powered HMI and IoT gateways. Typical applications include industrial HMI panels with LCD touch, building automation gateways, smart-energy metering concentrators, medical patient-monitoring terminals, and Linux-based edge gateways. The wide peripheral mix (dual GbE, USB, CAN, LCD, ISI) makes it ideal as a single-chip host for these products. The integrated LCD controller, ISI camera interface, and 1 GB DDR2 memory bus are central to graphical and imaging subsystems. When designing with the ATSAMA5D34A-CUR, careful PCB layout is required because the 324-ball LFBGA package uses 0.8 mm ball pitch and demands 6+ layer PCBs with microvia stacks, matched-length DDR2 traces, and a tightly decoupled core power tree. Thermal management must include copper pours under the exposed die region, and the boot mode strapping pins must be reviewed against Linux-at91 bootloader references for correct image fetch from NAND, eFLC, or SD card. This page synthesizes distributor pricing, drop-in alternatives, and practical design notes not found in the manufacturer datasheet - including cross-references to the SAMA5D3 family pinout reuse and verified Eco-system software support from SEGGER emWin and Linux mainline kernel.

Cotação Contato
ATSAMA5D35A-CN - 536MHz Cortex-A5 MPU, 324-LFBGA | Microchip
ATSAMA5D35A-CN

ATSAMA5D35A-CN - 536MHz Cortex-A5 MPU, 324-LFBGA | Microchip

The Microchip Technology ATSAMA5D35A-CN is a high-performance, ultra-low-power ARM Cortex-A5 microprocessor (MPU) from the SAMA5D3 family, operating up to 536 MHz in a 324-pin LFBGA (15x15 mm) package. It integrates 32 KB each of instruction and data cache, 128 KB of internal SRAM, and a hardware floating-point unit, plus 160 KB of on-chip ROM for the boot loader. The device targets industrial temperature applications and is rated for extended industrial operating conditions. A microprocessor (MPU) is an integrated circuit that contains a full CPU core, memory management, and a rich set of peripherals, distinguishing it from a microcontroller (MCU) which typically integrates on-chip flash for code storage. The SAMA5D3 family belongs to the ARM Cortex-A5 application-processor hierarchy (Cortex-A5 -> 32-bit RISC application core -> ARMv7-A -> MPU) and is widely deployed where deterministic real-time response combined with a rich operating system such as Linux or Android is required. The MPU category sits above microcontrollers in the embedded computing taxonomy and below application processors designed for higher-end consumer devices. Key differentiating features of the ATSAMA5D35A-CN include the integrated LCD controller supporting up to WXGA (1280x768) TFT panels, a dual 10/100 Ethernet MAC with IEEE 1588 hardware timestamping, two high-speed USB 2.0 ports (one host, one device), and a hardware encryption accelerator supporting AES, 3DES, and SHA. The device includes a 12-bit ADC, up to six UARTs, multiple I2C and SPI controllers, and a 32-bit DDR2/LPDDR/LPDDR2 memory controller, providing a complete system-on-chip solution. Architecturally, the ATSAMA5D35A-CN uses a single-issue, in-order Cortex-A5 core with NEON and FPU pipelines, paired with a multi-layer AHB bus matrix that allows concurrent DMA, LCD, and Ethernet traffic without CPU intervention. The 160 KB ROM supports secure boot, while external 16-bit DDR2/LPDDR memory is supported through the dedicated controller, enabling large Linux workloads. Power consumption is optimized through multiple low-power modes including ULP0 (less than 1 mA retained state) and the dynamic clock gating per peripheral. Typical applications include industrial human-machine interfaces (HMIs) with TFT LCD panels, building automation gateways with dual Ethernet, point-of-sale terminals with secure boot and encryption, smart energy gateways supporting IEC 61850 protocols, and medical patient monitors requiring low-noise analog front-ends. The combination of hardware cryptography, dual Ethernet, and an LCD controller makes it well suited to substation automation and factory-floor operator interfaces. When designing with this device, ensure the PCB layout uses the controlled-impedance DDR2 interface routing guidelines from the SAMA5D3 datasheet, with matched-length traces for clock, address, and data signals. Decoupling must include at least 100 uF bulk capacitance plus high-frequency 100 nF capacitors at each power pin, and the exposed-die substrate connection must be soldered to a continuous ground plane for thermal dissipation. This page synthesizes distributor pricing, drop-in SAMA5D3 family alternatives, and practical layout guidance not duplicated in the Microchip datasheet, supporting faster design-in and procurement decisions.

Cotação Contato
ATSAMA5D35A-CNR - 536MHz ARM Cortex-A5 MPU, 324-LFBGA | Microchip
ATSAMA5D35A-CNR

ATSAMA5D35A-CNR - 536MHz ARM Cortex-A5 MPU, 324-LFBGA | Microchip

The Microchip ATSAMA5D35A-CNR is a high-performance, ultra-low-power ARM Cortex-A5 microprocessor unit (MPU) operating up to 536 MHz, housed in a 324-pin LFBGA (15x15 mm) package supplied on Tape & Reel with green compound and extended industrial temperature grade. The device integrates 32 KB of instruction cache and 32 KB of data cache, 128 KB of internal SRAM, and a hardware floating-point unit compliant with IEEE 754 single- and double-precision operations. According to the Microchip product page, the SAMA5D3 series is designed for connected embedded applications requiring rich peripherals and deterministic real-time response. An ARM Cortex-A5 MPU is a microprocessor core implementing the ARMv7-A architecture with Neon media processing extensions and a tightly coupled memory subsystem. Within the broader embedded taxonomy, the Cortex-A5 sits below Cortex-A7/A9/A53 derivatives and above Cortex-M-class microcontrollers, occupying the Application-class tier where Linux and other rich operating systems can run. The SAMA5D3 product family belongs to Microchip's smart ARM-based MPU portfolio, which targets human-machine interfaces (HMI), industrial control, and energy management where Cortex-M devices lack the necessary compute and memory headroom. Key features of the ATSAMA5D35A-CNR include dual Ethernet connectivity with Gigabit Ethernet supporting IEEE 1588 hardware timestamping plus a 10/100 Ethernet MAC, two CAN-FD controllers, hardware AES and SHA cryptographic accelerators, a dual 24-bit LCD controller with touchscreen support, and a 12-bit ADC. The device exposes three SD/SDIO/MMC interfaces, two high-speed USB 2.0 hosts, one USB 2.0 device port, and multiple UART/SPI/TWI/I2S interfaces, enabling concurrent wired and wireless connectivity scenarios. Peripherals are interconnected via a multilayer AHB/APB bus matrix with dedicated DMA channels for low-CPU-overhead data movement. The architecture combines the Cortex-A5 core with a sophisticated power management scheme offering multiple low-power modes (Idle, Ultra-Low Power, Backup, and Shutdown) and a separate 498 MHz system bus. The 128 KB SRAM is split into multiple banks for flexible allocation between code, data, and frame buffer use. An external memory bus supports DDR2/LPDDR/DDR3/LPDDR3, NAND flash with 24-bit ECC, and NOR flash, allowing scalable memory configurations from cost-sensitive 64 MB DDR2 systems up to multi-gigabit LPDDR2 designs for advanced HMIs. Typical applications include industrial control panels, smart energy gateways, home and building automation controllers, medical monitoring terminals, point-of-sale terminals, and connected IoT edge nodes. The combination of Gigabit Ethernet with IEEE 1588, dual CAN-FD, and hardware cryptography makes it well suited for substation automation, factory-floor gateways, and security appliances. The integrated LCD controller and touchscreen interface reduce BOM cost for graphical HMI designs. When designing with this part, allocate PCB area for the LFBGA-324 footprint with microvia stacking, follow Microchip's DDR3 layout guidelines for matched-length traces, and ensure the VDDCORE and VDDPLL supplies use the recommended LC filter topology. Use the SAM-BA bootloader or Atmel Studio/MPLAB X IDE with the SAMA5D3 software package to accelerate bring-up, and consult the errata sheet to identify any silicon revision-specific workarounds required for production. This page synthesizes distributor pricing, drop-in alternatives within the SAMA5D3 family, and practical design notes not aggregated in the manufacturer datasheet.

Cotação Contato
ATSAMA5D35A-CU - ARM Cortex-A5 MPU 536MHz LFBGA-324 | Microchip
ATSAMA5D35A-CU

ATSAMA5D35A-CU - ARM Cortex-A5 MPU 536MHz LFBGA-324 | Microchip

The Microchip ATSAMA5D35A-CU is a high-performance, ultra-low-power ARM Cortex-A5 embedded microprocessor unit (eMPU) from the SAMA5D3 series, operating at up to 536 MHz (850 DMIPS) in a 324-pin LFBGA (15x15 mm) package. It integrates 32 KB each of instruction and data cache, 128 KB of internal SRAM, a hardware floating-point unit, and a 160 KB ROM containing the bootloader. The device consumes less than 0.5 mW in low-power retention mode, enabling long-battery-life designs in always-on embedded systems. An ARM Cortex-A5 MPU is a 32-bit application-class microprocessor core based on the ARMv7-A architecture, designed for mainstream embedded Linux and real-time operating system workloads. The Cortex-A5 features the ARM NEON SIMD engine (optional in this variant), single-precision and double-precision VFPv4 floating-point hardware, and supports symmetric multiprocessing. Within the broader taxonomy, the MPU sits above microcontrollers in compute capability while remaining below application processors that integrate GPUs or display controllers; it is a central building block of power-managed industrial and IoT edge nodes. Key features include an integrated LCD TFT controller supporting up to 2048x2048 resolution, dual Ethernet GMAC (10/100/1000 Mbps) with IEEE 1588 hardware timestamping, three USB 2.0 high-speed ports (two host, one device), a 12-bit parallel capture interface, hardware AES/SHA/TDES/TRNG cryptography accelerators, and a resistive-touchscreen controller. The device operates from 1.08 V to 1.32 V core and supports 1.2 V, 1.8 V, and 3.3 V I/O banks, allowing mixed-voltage interfacing without external level shifters. The SAMA5D3 architecture pairs the Cortex-A5 core with a multi-layer AHB bus matrix that allows simultaneous DMA, LCD refresh, and Ethernet traffic without CPU intervention. The DDR2/LPDDR/LPDDR2 memory controller supports up to 1 GB of external RAM, while the NAND Flash controller includes 24-bit ECC for reliable boot from raw NAND. The peripheral DMA controller has 24 channels, offloading data movement from the Cortex-A5 core and freeing CPU cycles for application logic. Typical applications include industrial human-machine interfaces (HMIs), building automation gateways, smart energy concentrators, point-of-sale terminals, medical patient monitors, and connected IoT edge controllers. The integrated display controller and touchscreen make it especially suited for graphical user-interface products requiring a rich Linux or Android user experience. When designing with this part, place four 0.1 µF and 4.7 µF decoupling capacitors within 5 mm of the LFBGA power balls and route the DDR2 address/clock nets with matched lengths to maintain signal integrity. The JTAG/SWD debug port is essential for early bring-up; pull the NRST line high with a 10 kΩ resistor and add a 1 nF reset capacitor to meet the datasheet rise-time specification. This page synthesizes distributor pricing, same-family drop-in alternatives within the SAMA5D3 family, and practical PCB design notes not found on the Microchip product page.

Cotação Contato
ATSAMA5D35A-CUR - 536MHz Cortex-A5 MPU, 324-LFBGA | Microchip
ATSAMA5D35A-CUR

ATSAMA5D35A-CUR - 536MHz Cortex-A5 MPU, 324-LFBGA | Microchip

The Microchip Technology ATSAMA5D35A-CUR is a high-performance, ultra-low-power ARM Cortex-A5 microprocessor unit (MPU) from the SAMA5D3 family, delivered in a 324-ball LFBGA (15x15 mm) package with industrial temperature rating. It integrates a single Cortex-A5 core running up to 536 MHz with 32 KB each of instruction and data cache, 128 KB of internal SRAM, and a hardware floating-point unit. The -CUR suffix indicates tape-and-reel packaging, MRL A silicon revision, and industrial temperature range, while the C denotes the LFBGA package family. An ARM Cortex-A5 MPU is a microprocessor unit that executes the 32-bit ARMv7-A instruction set with full application-class operating-system support (Linux, RTOS). The SAMA5D3 family sits in Microchip's portfolio between Cortex-M microcontrollers and Cortex-A application processors, targeting headless graphical HMI, industrial control, and connected embedded systems that need richer compute than a microcontroller but lower power than a Cortex-A9/A53. It belongs to the broader MPU taxonomy: application processor -> ARM Cortex-A -> Cortex-A5 -> SAMA5D3 series -> ATSAMA5D35 variant. Key on-chip peripherals include a 24-bit LCD controller supporting WQVGA up to XGA, a 12-bit parallel camera interface, dual EMAC (10/100 Mbps Ethernet) with hardware TSN time-stamping, USB 2.0 high-speed host and device ports, two HS SDIO/SD/MMC controllers, a 12-bit ADC, and multiple CAN, UART, SPI, I2C, and TWI interfaces. The 128 KB SRAM reduces external DDR access for time-critical code and supports low-power standby retention modes. The Cortex-A5 core implements the ARMv7-A architecture with NEON SIMD optional, a single-issue superscalar pipeline, and Jazelle and Thumb-2 support. A separate ROM contains the Atmel/Microchip secure bootloader (Secure Boot + encryption engine), and the DDR2/LPDDR/LPDDR2 controller supports up to 1 Gbit of external memory. Hardware crypto accelerators (AES, SHA, TRNG) are integrated for secure connectivity, and a 16-bit Parallel Capture Interface accommodates parallel image sensors. Typical applications include industrial HMI panels with WQVGA TFT displays, building-automation gateways, machine-to-machine (M2M) controllers with Ethernet and CAN, point-of-sale terminals, smart-grid concentrators, fleet telematics, low-power Linux-based controllers, and embedded graphical control consoles. The dual Ethernet plus hardware crypto make it well-suited for IEC 62443-style secure industrial nodes. When designing with the ATSAMA5D35A-CUR, ensure the DDR signals are routed with 50-ohm controlled-impedance traces and that the layout follows the manufacturer-provided SAMA5D3 PCB checklist for power-rail decoupling and BGA escape routing. Boot mode selection is strap-based on BMS pins at reset, so any boot media must be wired accordingly. The datasheet's power-sequencing diagram must be respected to avoid latch-up during slow-ramp scenarios. This page synthesizes distributor pricing, drop-in alternatives within the SAMA5D3 family, application context, and practical design notes that the manufacturer datasheet alone does not consolidate.

Cotação Contato
ATSAMA5D36A-CN - 536MHz Cortex-A5 MPU, 324-LFBGA | Microchip
ATSAMA5D36A-CN

ATSAMA5D36A-CN - 536MHz Cortex-A5 MPU, 324-LFBGA | Microchip

The Microchip Technology ATSAMA5D36A-CN is a high-performance, ultra-low-power ARM Cortex-A5 microprocessor (MPU) running up to 536 MHz with 32 KB each of instruction and data cache plus 128 KB of on-chip SRAM, housed in a 324-ball LFBGA (15x15 mm) package. It integrates hardware floating-point, NEON media engine, and a wide peripheral set including 10/100/1000 Mbps Ethernet, USB 2.0 high-speed, image sensor interface, LCD controller, and 1.2V/1.8V/3.3V-compatible I/O for direct connection to DDR2/LPDDR/LPDDR2 memories. An ARM Cortex-A5 MPU is a microprocessor unit based on the ARM Cortex-A5 application-class core. Cortex-A5 belongs to the ARM Cortex-A family and sits in the broader hierarchy: application processor -> embedded MPU -> integrated circuit -> semiconductor. MPUs in this class run full operating systems (Linux, Android, WinCE) and outperform Cortex-M microcontrollers by an order of magnitude, while remaining cheaper and lower-power than Cortex-A9/A53/A7 application processors. Key features of the ATSAMA5D36A-CN include 850 DMIPS performance, an integrated TFT LCD controller up to 2048x2048, an Image Sensor Interface (ISI) for camera pipelines, a 12-bit touchscreen ADC, three HS USB 2.0 ports, three SD/SDIO/MMC controllers, and an AES/TDES cryptographic accelerator for secure boot and on-the-fly data protection. Industrial temperature grade (-40C to +85C) and low-power modes (typically <0.5 mW in backup) make it well-suited to fanless and battery-backed applications. Architecture combines the Cortex-A5 core (ARMv7-A) with dual 16-bit LPDDR/DDR2/LPDDR2 controller, NAND flash controller with ECC, and a 64-bit external bus. The 324-LFBGA exposes 32-bit DDR data plus RMII/RGMII, HSIC, CAN, UART, SPI, TWI and I2S, allowing single-chip implementation of HMI panels, gateways, and edge IoT nodes. Typical applications include human-machine interface (HMI) panels, industrial gateways, smart energy metering, building automation controllers, point-of-sale terminals, and Linux-driven IoT edge nodes. Its combination of LCD + touch + Ethernet + crypto offers a single-chip BOM for these designs. When designing in, allocate 4-layer PCB with continuous GND plane under the LFBGA, use Microchip's MRL/WCE/Linux BSP, and follow AN-1413 DDR2 routing guidelines; the package requires 0.8 mm ball pitch, microvia fan-out recommended. This page consolidates distributor pricing, drop-in alternatives, application guidance, and design notes not aggregated in the manufacturer datasheet, giving engineers a one-stop reference for sourcing and qualification.

Cotação Contato
ATSAMA5D36A-CNR - ARM Cortex-A5 MPU 536MHz 324-LFBGA | Microchip
ATSAMA5D36A-CNR

ATSAMA5D36A-CNR - ARM Cortex-A5 MPU 536MHz 324-LFBGA | Microchip

The Microchip Technology ATSAMA5D36A-CNR is a high-performance, ultra-low-power ARM Cortex-A5 microprocessor unit (MPU) running up to 536 MHz, housed in a 324-pin LFBGA (15x15 mm) package and supplied on Tape and Reel. Headline parameters include a 32-bit Cortex-A5 core with floating-point unit, 128 KB internal SRAM, 160 KB ROM, and an operating voltage core domain of 1.2 V with I/O at 3.3 V typical. What is an ARM Cortex-A5 MPU? A microprocessor unit (MPU) is the central processor of an embedded system, integrating CPU core, caches, memory controllers, and peripherals on a single die. The Cortex-A5 is an ARMv7-A application-class core optimized for low power consumption while retaining full application processor capability; it sits in the hierarchy as Cortex-A5 -> ARMv7-A application core -> 32-bit MPU -> embedded microprocessor -> integrated circuit. It is distinguished from microcontrollers (MCUs) by external memory interfaces and richer OS support (Linux, Android, embedded Windows). Key differentiating features of the ATSAMA5D36A-CNR include 32 KB each of instruction and data caches, a NEON-equivalent media engine in some family members, hardware floating-point unit, integrated LCD controller, dual EMAC Ethernet, USB 2.0 High-Speed host and device ports, and an Image Sensor Interface (ISI) — making it a comprehensive system-on-chip variant in the SAMA5D3 family. The industrial temperature grade (-40C to +85C) is explicit in the part suffix "CNR" (BGA, GREEN, EXT IND TEMP, MRL A, T&R), targeting harsh embedded environments. Architecturally, the part uses a 65 nm low-power CMOS process and an AXI/AHB multilayer bus matrix to keep peripherals fed while the core runs. The integrated MMU supports Linux kernel boot out-of-box, and the boot from NAND/NOR/SPI flash allows flexible firmware deployment strategies. Power-management features include multiple low-power modes (Idle, Ultra-Low-Power, Backup) and on-chip voltage regulators for the core and memory domains. Typical applications include industrial HMI panels, smart energy gateways, building automation controllers, medical patient-monitoring displays, point-of-sale terminals, and ruggedized portable data terminals. The LCD controller and Ethernet make it well suited to operator-interface designs where a graphical display plus networked connectivity is required. When designing with the ATSAMA5D36A-CNR, pay attention to PCB layout for the 0.8 mm pitch BGA; 4-layer stack-up minimum with controlled-impedance routing is recommended. Thermal performance must be validated against the application's ambient envelope, and decoupling must follow the manufacturer's reference schematic closely because of the multiple on-chip rails. This page synthesizes distributor pricing, drop-in SAMA5D3 family alternatives, and practical design considerations that are not found in the manufacturer datasheet alone, providing information gain over standard distributor listings.

Cotação Contato
ATSAMA5D36A-CU - ARM Cortex-A5 MPU 536MHz LFBGA-324 | Microchip
ATSAMA5D36A-CU

ATSAMA5D36A-CU - ARM Cortex-A5 MPU 536MHz LFBGA-324 | Microchip

The Microchip Technology ATSAMA5D36A-CU is a high-performance, ultra-low-power ARM Cortex-A5 32-bit microprocessor from the SAMA5D3 series, operating at up to 536MHz and housed in a 324-ball LFBGA (15x15 mm) package. It integrates 128KB of internal SRAM, 32KB each of instruction and data cache, and a hardware floating-point unit, making it suitable for connected industrial HMI, gateway, and consumer multimedia designs. A microprocessor (MPU) is a processor chip that serves as the central processing unit of an embedded system, integrating CPU core, caches, memory controller, and a wide range of peripherals on a single die. Within the broader semiconductor taxonomy, an MPU sits above microcontrollers (MCUs) in integration and performance: MPU typically runs an operating system (Linux, RTOS) from external DRAM/NAND, while MCU executes bare-metal code from internal flash. The SAMA5D3 family targets mid-range graphical and connectivity workloads where deterministic real-time response and rich peripherals are both required. Key features of the ATSAMA5D36A-CU include a 16-bit LPDDR/DDR2/LPDDR2 controller (single rank), a hardware graphics LCD controller supporting up to 2048x2048 resolution, one Gigabit Ethernet MAC, a 10/100 Ethernet MAC, three USB 2.0 ports (two host plus one device or three host ports), two HSIC ports, three SD/SDIO/MMC controllers, and a 12-bit ADC. The device operates from a 1.08V to 1.32V core supply and 1.2V/1.8V/3.3V I/O rails, with industrial-grade -40C to +85C temperature support. The internal architecture pairs the Cortex-A5 core with an NEON media engine absent on this variant (which is the distinguishing feature relative to NEON-equipped siblings), a multi-layer AHB/AXI bus matrix for high-throughput DMA, and dedicated hardware accelerators for crypto (AES, 3DES, SHA), image sensor interface (ISI), and capacitive touch. The 15x15 mm BGA enables compact board designs for space-constrained embedded products. Typical applications include industrial control panels, smart energy gateways, IoT edge nodes, medical patient monitoring terminals, building automation controllers, and connected consumer appliances. The integrated gigabit Ethernet and graphics LCD controller streamline BOM and PCB area for designs that require both networked connectivity and a human-machine interface display. When designing with the ATSAMA5D36A-CU, allocate dedicated ground and decoupling layers under the package and follow Microchip's recommended power sequencing (VDDPLL first, then VDDUTMIC, then VDDUTMI, then VDDANA) to prevent latch-up at startup. Because this part uses LPDDR/DDR2 external memory, route the 16-bit memory bus with controlled impedance and matched length to maintain signal integrity at the target SDRAM clock. This page synthesizes Microchip datasheet specifications, current distributor pricing, available same-family drop-in alternatives, and PCB-level design guidance that goes beyond the standalone datasheet summary.

Cotação Contato
ATSAMA5D36A-CUR - ARM Cortex-A5 536MHz MPU | Microchip
ATSAMA5D36A-CUR

ATSAMA5D36A-CUR - ARM Cortex-A5 536MHz MPU | Microchip

The Microchip Technology (formerly Atmel) ATSAMA5D36A-CUR is a high-performance, ultra-low-power ARM Cortex-A5 microprocessor unit (MPU) from the SAMA5D3 family, operating at up to 536 MHz with a 32-bit data path and integrated floating-point unit. It ships in a 324-pin LFBGA (15x15 mm) package and integrates 128 KB of internal SRAM alongside 32 KB each of instruction and data caches. The device is designed for industrial HMI, gateway, and embedded computing applications that require rich peripherals without an external companion ASIC. Key differentiating features of this MPU include a full multimedia subsystem (NEON SIMD media engine and hardware video decode acceleration), a 24-bit LCD controller with touchscreen support, 10/100/1000 Mbps Ethernet with GMAC, three USB 2.0 ports (two host, one device), two CAN controllers, and high-speed memory controllers for LPDDR/DDR2/DDR3/LPDDR2/LPDDR3. The SAMA5D3 line runs the Cortex-A5 core in single-issue, in-order pipeline with VFPv4 and a dedicated Neon media engine for multimedia workloads. Architecturally, the SAMA5D36A silicon adds a hardware video decoder block (H.264/MPEG-4/H.263) plus a graphics accelerator for 2D composition on top of the standard SAMA5D3 peripheral set, while preserving the family's low-power foot print through multiple low-power modes and dynamic voltage scaling. The integrated FPU accelerates signal-processing and audio codecs without external DSP, and the dedicated image-signal interface supports parallel CMOS sensors and a camera ISP pipeline. Typical applications for ATSAMA5D36A-CUR are industrial control panels with touchscreens, building-automation gateways, smart energy and metering terminals, medical patient-monitoring HMIs, point-of-sale (POS) terminals, and ruggedized portable data-acquisition devices. The wide LPDDR/DDR memory interface and gigabit Ethernet make it a drop-in fit for connected industrial nodes. When designing with this MPU, allocate a 4-layer PCB with controlled-impedance routing for the DDR interface and a solid ground pour under the BGA to manage heat. The -CUR suffix denotes an industrial temperature grade (-40C to +85C) and Tape-and-Reel packaging, ensuring compatibility with high-volume SMT assembly lines. This page synthesizes distributor pricing, drop-in SAMA5D3 family alternatives, application examples, and practical BGA-layout design notes that go beyond the manufacturer datasheet alone.

Cotação Contato
ATSAMA5D41A-CU - 600MHz ARM Cortex-A5 MPU, LFBGA-289 | Microchip
ATSAMA5D41A-CU

ATSAMA5D41A-CU - 600MHz ARM Cortex-A5 MPU, LFBGA-289 | Microchip

The Microchip Technology ATSAMA5D41A-CU is a high-performance, ultra-low-power ARM Cortex-A5 microprocessor (MPU) from the SAMA5D4 series, running up to 600 MHz with a 32-bit core, housed in a 289-ball LFBGA (14x14 mm, 0.8 mm pitch) package. According to the Microchip product page, it features an ARM NEON SIMD engine, a 128 KB L2 cache, a floating-point unit, three USB 2.0 interfaces (two Host plus one Device), a 720p-capable video processing subsystem, and 128 KB on-chip ROM. An ARM Cortex-A5 MPU is a microprocessor unit built around the ARM Cortex-A5 application-class core, typically used in embedded systems that require full operating-system support (Linux, Android, or RTOS) rather than bare-metal firmware. Within the broader taxonomy, a Cortex-A5 MPU sits below application processors (AP) such as Cortex-A9/A53 and above microcontrollers (MCU) such as Cortex-M4, making it ideal for cost-sensitive yet graphically demanding embedded products. SAMA5D4 specifically targets industrial HMI, gateway, and consumer multimedia designs where low BOM cost and Linux readiness are essential. Key features include 600 MHz maximum core speed, a 5-channel 10-bit ADC with resistive touchscreen controller, dual Ethernet (GMAC), a Hardware Cryptography Accelerator supporting AES, 3DES, SHA-1/224/256, and an Integrity Check Monitor (ICM) for secure boot, plus advanced power management with power-on-reset and main crystal clock failure detection. The device supports DDR2/LPDDR/LPDDR2 external memory and integrates NAND/NOR flash controllers with ECC. Architecturally, the SAMA5D4 implements an ARMv7-A Cortex-A5 core with NEON SIMD and VFPv4, allowing hardware acceleration of multimedia codecs (H.264 720p decode up to 30 fps) and DSP-style workloads. The dual external bus interface and dedicated image-sensor controller make the platform well suited for camera-attached HMI panels, while the integrated crypto engine enables secure OTA firmware updates critical for IoT gateways. Typical applications span industrial HMI panels, building automation gateways, smart-home control hubs, POS terminals, medical patient monitors, and portable consumer multimedia devices. The 720p video decode plus LCD controller combination allows direct drive of TFT panels without an external graphics processor. When designing with the ATSAMA5D41A-CU, ensure the DDR2/LPDDR routing follows JEDEC length-matching rules and that the exposed-pad thermal pad is soldered to a sufficient copper pour to keep junction temperature within the industrial range. This page synthesizes distributor pricing, drop-in SAMA5D4 family alternatives, and PCB/thermal design notes not found on a single manufacturer datasheet.

Cotação Contato
ATSAMA5D41A-CUR - ARM Cortex-A5 600MHz MPU 289-LFBGA | Microchip
ATSAMA5D41A-CUR

ATSAMA5D41A-CUR - ARM Cortex-A5 600MHz MPU 289-LFBGA | Microchip

The Microchip ATSAMA5D41A-CUR is a high-performance, ultra-low-power ARM Cortex-A5 microprocessor unit (MPU) running up to 600MHz, packaged in a 289-ball 14x14mm LFBGA and shipping on Tape & Reel. According to the Microchip SAMA5D4 product family datasheet, the Cortex-A5 core integrates the ARM NEON SIMD engine, a 128KB L2 cache, and a hardware floating-point unit, and the device exposes multiple memory interfaces including DDR2/LPDDR/LPDDR2 and NAND Flash controllers. An ARM Cortex-A5 microprocessor is a 32-bit application-class processor core that executes the ARMv7-A instruction set, supporting rich operating systems such as Linux and Android while remaining compatible with Thumb-2 code from Cortex-M microcontrollers. In the broader taxonomy, the Cortex-A5 sits within the Cortex-A family (Cortex-A5/A7/A8/A9/A15), which targets high-level OS workloads; below it sit Cortex-R (real-time) and Cortex-M (microcontroller) families. The ATSAMA5D41A-CUR belongs to Microchip's SAMA5D4 series of MPUs, the Power Management > Microcontrollers category, and ultimately the Integrated Circuits > Microcontrollers hierarchy of the embedded semiconductor ecosystem. Key features include 600MHz maximum CPU clock, ARM NEON SIMD for media acceleration, hardware FPU for floating-point workloads, integrated 128KB L2 cache, dual 10/100/1000 Ethernet MACs (GMAC), dual CAN controllers, USB 2.0 High-Speed host and device ports, a TFT LCD controller up to XGA resolution, and an Image Sensor Interface (ISI). It also integrates a camera pipeline, multi-channel audio SSC controller, and up to six UARTs plus multiple SPI, TWI (I2C), and SD/MMC interfaces. Operating voltage is 3.3V I/O with a separate core supply. Architecturally the SAMA5D41A integrates a Cortex-A5 core complex with a high-bandwidth bus matrix connecting it to on-chip SRAM, external memory controllers, and a rich peripheral set. The Advanced Interrupt Controller (AIC) provides deterministic interrupt handling for industrial and HMI workloads. A hardware crypto accelerator (AES, TDES, SHA) and secure boot ROM enable anti-tampering designs. The 289-LFBGA package provides a compact industrial-grade footprint with thermal headroom for fanless designs. Typical applications include industrial HMI panels, building automation gateways, smart-energy concentrators, point-of-sale terminals, medical patient monitors, automotive infotainment prototypes, and Linux-based IoT edge nodes. Designers commonly pair it with DDR2/LPDDR memory, eMMC NAND storage, an Ethernet PHY, and a TFT LCD for human-machine interface panels. When designing with this MPU, allocate sufficient PCB area for the 14x14mm BGA fanout and route DDR signals with matched-length impedance-controlled traces. Use Microchip's Linux4SAM BSP and SAM-BA bootloader to streamline bring-up, and provide a regulated 1.0V core supply alongside the 3.3V I/O rail per the SAMA5D4 reference schematic. This page synthesizes distributor pricing (DigiKey/Mouser), same-family SAMA5D4 drop-in alternatives, and practical design notes not consolidated in the manufacturer datasheet.

Cotação Contato