5M1270ZT144C5N vs 5M240ZT144C5N Comparação
Comparação detalhada lado a lado de 5M1270ZT144C5N por Altera e 5M240ZT144C5N por Intel. Compare especificações principais, parâmetros elétricos, encapsulamento, status do ciclo de vida, preços e disponibilidade para determinar o melhor componente para os requisitos do seu projeto.
Altera
5M1270ZT144C5N - MAX V CPLD 980 Macrocells 114 I/O TQFP-144 | Intel / Altera
5M1270ZT144C5N ✓ AtivoComparação de especificações
| Parâmetro | 5M1270ZT144C5N | 5M240ZT144C5N |
|---|---|---|
| Marca | Altera | Intel |
| Categoria | FPGA & CPLD | FPGA & CPLD |
| Status do ciclo de vida | Ativo | Ativo |
| Status do estoque | In Stock | In Stock |
| Preço unitário (USD) | $12,45 | $3,94 |
| Device Type | CPLD (Complex Programmable Logic Device) | — |
| Series | MAX V | — |
| Logic Elements | 1270 | — |
| Macrocells | 980 | — |
| User I/Os | 114 | 114 |
| Maximum Internal Frequency | 118.3 MHz | — |
| Pin-to-Pin Propagation Delay (tPD) | 6.2 ns | — |
| Internal Frequency (typical) | 201 MHz | — |
| User Flash Memory (UFM) | 8 Kbits | 8 Kbits |
| Configuration Memory | Flash (non-volatile, in-system programmable) | Internal Flash (non-volatile) |
| VCCINT (Core Supply) | 1.71 V to 1.89 V | — |
| VCCIO (I/O Supply, per bank) | 1.2 V to 3.3 V | — |
| Number of I/O Banks | 4 | — |
| Supported I/O Standards | LVCMOS, LVTTL, PCI up to 3.3 V, 1.2 V to 3.3 V LVCMOS on JTAG pins | — |
| JTAG Interface | IEEE 1149.1 (TMS, TDI, TDO, TCK in Bank 1) | — |
| Programming Interface | JTAG in-system programmable (Altera Quartus II) | JTAG (IEEE 1149.1 / IEEE 1532) |
| Program/Erase Cycles | Up to 100,000 | — |
| Encapsulamento | TQFP-144 (22 x 22 mm, 0.5 mm pitch) | TQFP-144 (T144), 22 mm x 22 mm |
| Tipo de montagem | Surface Mount | Surface Mount |
| Temperatura de operação | 0 C to +85 C (commercial grade) | — |
| Status RoHS | Compliant | Compliant |
| Device Family | — | MAX V |
| Logic Elements (LEs) | — | 240 |
| Maximum Operating Frequency | — | 1.47 GHz (internal performance) |
| Pin-to-Pin Logic Delay (tPD1) | — | 7.5 ns |
| Faixa de temperatura de operação | — | 0 C to +85 C (commercial) |
| Core Voltage | — | 1.5 V (internal LDO, derived from VCCINT) |
| I/O Standards Supported | — | LVCMOS 1.5/1.8/2.5/3.3 V, LVTTL |
| Supply Voltage VCCIO | — | 1.5 V to 3.3 V |
| Nível MSL | — | 3 (per JEDEC J-STD-020) |