EP1K10TC100-2 vs EP1K10TC100-1 Comparação

Comparação detalhada lado a lado de EP1K10TC100-2 por Intel e EP1K10TC100-1 por Altera. Compare especificações principais, parâmetros elétricos, encapsulamento, status do ciclo de vida, preços e disponibilidade para determinar o melhor componente para os requisitos do seu projeto.

Comparação de especificações

Parâmetro EP1K10TC100-2 EP1K10TC100-1
Marca Intel Altera
Categoria FPGA & CPLD FPGA & CPLD
Status do ciclo de vida Obsolete Obsolete
Status do estoque In Stock In Stock
Preço unitário (USD) $9,85 $9,80
Family ACEX-1K ACEX-1K FPGA family (2.5V)
Device Type FPGA (Field Programmable Gate Array) —
Logic Elements / Cells 576 576
Number of Logic Array Blocks (LABs/CLBs) 72 —
Total RAM Bits 12288 —
Number of Gates 10000 (typical); 56000 (maximum) —
Number of User I/O 66 —
Number of I/O Banks [DATA_NEEDED: number of I/O banks] —
Pin-to-Pin Logic Delay 0.5 ns —
Maximum Internal Frequency 200 MHz (per FPGAkey listing) —
Process Technology 0.22 μm CMOS 0.22 µm CMOS
Core Supply Voltage (VCCINT) 2.375 V to 2.625 V (2.5 V nominal) —
I/O Supply Voltage (VCCIO) [DATA_NEEDED: VCCIO range] —
Temperatura de operação 0 °C to 70 °C (TA, commercial) [DATA_NEEDED: commercial / industrial temp grade]
Encapsulamento 100-pin TQFP (TQFP-100) 100-pin TQFP
Tipo de montagem Surface Mount Surface Mount
Configuration Method SRAM, serial / JTAG (IEEE 1149.1) SRAM-based (external config device required)
Status RoHS Compliant (per Heisener / DigiKey listings) [DATA_NEEDED]
Lead-Free Yes —
Series — ACEX 1K
Typical Gates — 10,000
Embedded Memory (bits) — 12,288 (dual-port SRAM)
Logic Array Blocks (LABs) — 72
Embedded Array Blocks (EABs) — Yes (memory / megafunctions)
User I/Os — 66
Maximum Frequency — 250 MHz
Core Voltage (VCCINT) — 2.5 V
Speed Grade — -1
JTAG Support — IEEE Std 1149.1 boundary-scan

Fichas técnicas e recursos

Ver todos os produtos Criar BOM Solicitar cotação