NBXDBB017LNHTAG - 156.25/312.5 MHz LVPECL XO Oscillator | onsemi
N.º da peça: NBXDBB017LNHTAG ✓ Ativo| Qtd. | Preço unitário | Total |
|---|---|---|
| 1 | $7.5 | $7,50 |
| 10 | $6.8 | $68,00 |
| 100 | $5.95 | $595,00 |
| 500 | $5.2 | $2.600,00 |
| 1.000 | $4.65 | $4.650,00 |
NBXDBB017LNHTAG Visão geral
A crystal oscillator (XO) is a self-contained timing device in which a quartz resonator and an active oscillation/buffering circuit are co-packaged; unlike a bare crystal, an XO outputs a clean, conditioned logic-level clock and does not require external load capacitors. Within the broader clock-tree hierarchy, XOs sit above crystal units and below clock generators/buffers (and fanout buffers like LVPECL drivers), serving as the primary frequency reference for Serializer/Deserializer (SerDes) PHYs, FPGAs, network processors, and ASICs in telecom, datacom, and embedded systems.
Key features of the NBXDBB017LNHTAG include a 3.3 V single supply, LVPECL differential outputs, frequency select via a control pin, typical RMS jitter on the order of single-digit picoseconds over 12 kHz to 20 MHz, and an industrial operating temperature range suitable for outdoor and uncontrolled thermal environments. The 6-CLCC package offers a small footprint with a hermetic ceramic body, which improves reliability under thermal cycling and mechanical stress compared with plastic molded oscillators.
Technically, the device pairs a fundamental-mode crystal with a PLL multiplier block that synthesizes the second harmonic (312.5 MHz) from the 156.25 MHz fundamental; the output stage is an LVPECL driver that produces complementary ECL-style swings around a VCC-1.3 V common-mode voltage. LVPECL is preferred at these data rates because it provides low common-mode noise, high edge rates, and good immunity to supply noise relative to LVCMOS at multi-hundred-MHz frequencies.
Typical applications include 1G/10G Ethernet PHY reference clocks, Fibre Channel and SONET/SDH line cards, PCIe and RapidIO reference inputs, FPGA logic-clock inputs, and clock trees for switches and routers. The selectable dual frequency lets one BOM line serve boards that need both the base rate and the doubled rate.
When designing with this part, place it adjacent to the receiver IC, keep LVPECL traces length-matched within a few mils, terminate each side with the standard 50 ohm to VTT network, and provide solid 0.1 uF plus bulk-decoupling on the supply pin. The frequency-select pin should be tied directly to logic, not floated, to avoid undefined output behavior.
This page synthesizes distributor pricing, drop-in compatible onsemi alternates, and practical PCB-layout guidance that the bare manufacturer datasheet does not consolidate in one place.
Alternativas drop-in para NBXDBB017LNHTAG — mesmo encapsulamento, compatível pino a pino. Peças de encapsulamento diferente que exigem retrabalho na PCB são excluídas.
Ferramenta de comparação rápida — selecione peças alternativas para comparação lado a lado:
NBXDBB018LNHTAG
✅ Drop-In📋 Alternativa de referência (fora do catálogo)
NBXDBB017LN-01L8
✅ Drop-In📋 Alternativa de referência (fora do catálogo)
NBXDBB017LNHTAG
✅ Drop-In✓ Em estoque
$4.65 / unidade
Ver ficha técnica →NBXDBB017LNHTAG Especificações
| Product Type | Crystal Oscillator (XO) |
| Output Logic | LVPECL (differential) |
| Output Frequency 1 | 156.25 MHz |
| Output Frequency 2 | 312.5 MHz |
| Frequency Selection | Selectable via control pin |
| Tensão de alimentação | 3.3 V |
| Encapsulamento | 6-CLCC (7x5 mm) |
| Contagem de pinos | 6 |
| Tipo de montagem | Surface Mount |
| Faixa de temperatura de operação | -40C to +85C (industrial, typical) |
| Phase Noise | Ultra-low (per onsemi datasheet) |
| Status RoHS | Compliant |
| Lead-Free | Yes |
Configuração de pinos do NBXDBB017LNHTAG
| Pino 1 | VCC — 3.3 V supply input |
| Pino 2 | GND — Ground |
| Pino 3 | FS — Frequency Select (156.25 / 312.5 MHz) |
| Pino 4 | OE — Output Enable (logic-level control) |
| Pino 5 | Q — LVPECL true output |
| Pino 6 | QN — LVPECL complement output |
Aplicações típicas
NBXDBB017LNHTAG é adequado para 6 aplicaçãos: 10G Ethernet PHY Reference Clock, Fibre Channel / SONET Line Card Clocking, FPGA SERDES Reference Clock, Network Switch / Router Timing, Test & Measurement Instrumentation Clock, Industrial Embedded / Storage Backplane.
10G Ethernet PHY Reference Clock
The NBXDBB017LNHTAG's 156.25 MHz LVPECL output directly matches the reference clock required by 10GBASE-R and SFP+ PHYs, while the 312.5 MHz output covers XAUI-style needs. With ultra-low RMS jitter from the PLL multiplier, it meets IEEE 802.3ae jitter masks; the 6-CLCC ceramic body adds thermal-cycling margin for switch line cards.
Recomendado
Fibre Channel / SONET Line Card Clocking
Fibre Channel (1G/2G/4G/8G) and SONET/SDH OC-48/OC-192 line cards require clean, low-jitter 155.52 MHz or 156.25 MHz references. The NBXDBB017LNHTAG provides the LVPECL swing that long backplane traces need, while the selectable second harmonic supports higher-rate payload mapping. Differential LVPECL reduces EMI relative to LVCMOS at these data rates.
Recomendado
FPGA SERDES Reference Clock
Modern FPGAs (Xilinx, Intel/Altera, Microchip PolarFire) require LVPECL or LVDS reference clocks at 156.25 MHz to drive multi-gigabit transceivers. The NBXDBB017LNHTAG delivers the differential swing and jitter performance expected by GT/GX/HSIO banks, and its selectable 312.5 MHz output covers the doubled reference for some PCIe Gen3/Gen4 use cases.
Recomendado
Network Switch / Router Timing
Enterprise and carrier-grade switches need deterministic LVPECL clocks for backplane SERDES, fabric interfaces, and switching ASICs. The NBXDBB017LNHTAG's industrial temperature range and ceramic package suit fanless and outdoor-cabinet deployments, while its selectable dual frequency simplifies BOM across boards that need both base and doubled rates.
Recomendado
Test & Measurement Instrumentation Clock
High-speed oscilloscopes, BERTs, and signal analyzers require a clean LVPECL reference to drive ADC and DAC sampling clocks. The NBXDBB017LNHTAG's PLL-multiplier architecture produces a stable, ultra-low-jitter 312.5 MHz reference suitable for direct ADC clocking, and the 156.25 MHz output supports Ethernet test patterns in compliance test fixtures.
Recomendado
Industrial Embedded / Storage Backplane
Industrial RAID controllers, SAS expanders, and storage backplanes use 156.25 MHz LVPECL clocks for SAS/SATA PHY references. The NBXDBB017LNHTAG's ceramic CLCC package withstands wide industrial temperature swings (-40C to +85C typical) and the differential LVPECL output rejects common-mode noise from power and motor subsystems on factory floors.
Recomendado
Resumo dos produtos recomendados
Dados de referência de engenharia para NBXDBB017LNHTAG — comparação, orientação de projeto e informações de conformidade.
Guia de seleção
Comparação com alternativas
| Parâmetro | Este produto | NBXDBB018LNHTAG | NBXDBB017LN-01L8 |
|---|---|---|---|
| Brand | onsemi | onsemi | onsemi |
| Package | 6-CLCC (7x5) | 6-CLCC (7x5) - same | 6-CLCC (7x5) - same |
| Output Frequency 1 | 156.25 MHz | 156.25 MHz | 156.25 MHz |
| Output Frequency 2 | 312.5 MHz | 312.5 MHz | 312.5 MHz |
| Output Logic | LVPECL (single pair) | LVPECL (dual pair) | LVPECL (single pair) |
| Supply Voltage | 3.3 V | 3.3 V | 3.3 V |
| Architecture | Fundamental crystal + PLL multiplier | Same | Same |
| Operating Temperature | -40C to +85C (industrial) | -40C to +85C | -40C to +85C |
Principais diferenciais
- Dual selectable frequencies on one part number (vs Generic single-frequency LVPECL XOs)
- Ceramic CLCC hermetic package (vs Plastic molded LVCMOS oscillators)
- PLL-multiplier ultra-low jitter from a low-frequency fundamental (vs Third-overtone 312.5 MHz crystal-only XOs)
Notas de projeto
LVPECL is a high-edge-rate differential standard; route the Q and QN traces as a tightly coupled 100 ohm differential pair, length-matched within a few mils, and keep the pair away from switching power and LVCMOS clocks to avoid common-mode coupling. Place the oscillator within 25 mm of the receiver IC and avoid via stubs; the ceramic CLCC body offers better isolation than plastic molded XOs but still benefits from a ground keep-out under the part.
Provide both a 0.1 uF X7R ceramic capacitor within 2-3 mm of the VCC pin and a bulk 10 uF tantalum or ceramic capacitor on the same supply rail. LVPECL output switching can inject supply noise; a ferrite bead in series with the oscillator's VCC rail helps isolate it from a noisy 3.3 V plane shared with digital logic. Reference: onsemi NBXxxx017 datasheet termination and decoupling section.
Do not leave the Frequency Select (FS) pin floating - it must be tied to VCC or GND through a defined logic level or it may cause unstable frequency selection between 156.25 MHz and 312.5 MHz. LVPECL outputs must be DC-biased to VCC-1.3 V at the receiver side; typical termination is 50 ohm to VCC-2 V (or Thevenin-equivalent 130/82 ohm divider) at the receiver, NOT at the driver end. Floating or incorrectly terminated LVPECL lines produce non-monotonic edges and BER failures.
Informações de conformidade
RoHS and lead-free per onsemi product page and DigiKey listing 2194341. AEC-Q100 not applicable (timing device, not automotive-qualified XO). REACH compliance assumed per onsemi standard declaration; halogen-free status not explicitly listed in provided data.
