Интегральные схемы

Подкатегории

📁 АЦП/ЦАП 2520 товаров 📁 Микросхемы усилителей 800 товаров 📁 Аудиокодеки 16 товаров 📁 Аудио ИС 2 товаров 📁 Тактирование и синхронизация 314 товаров 📁 DSP 963 товаров 📁 ИС сбора данных 2 товаров 📁 Цифровые потенциометры 4 товаров 📁 Драйверы и контроллеры дисплеев 1 товаров 📁 FPGA и CPLD 6666 товаров 📁 Интерфейсные ИС 1603 товаров 📁 Драйверы светодиодов 1 товаров 📁 Логические микросхемы 305 товаров 📁 Микросхемы памяти 875 товаров 📁 Микроконтроллеры 18756 товаров 📁 Микропроцессоры 4 товаров 📁 Драйверы двигателей 1 товаров 📁 Прочее 1 товаров 📁 Sensor and Detector Interfaces 1 товаров 📁 Специализированные ИС 15 товаров 📁 Видео ИС 13 товаров

Товары (32865)

ADS804U - 12-Bit 10-MSPS Parallel ADC | Texas Instruments
ADS804U

ADS804U - 12-Bit 10-MSPS Parallel ADC | Texas Instruments

The Texas Instruments ADS804U is a 12-bit, 10-MSPS analog-to-digital converter with one analog input, a parallel data interface, and a 28-pin SOIC package. According to the verified ADS804 family data, the converter offers 80 dB SFDR at Nyquist, 69 dB SNR, approximately 180 mW low power, and ±0.3-LSB differential nonlinearity. Its flexible analog input range supports 2 V to 5 Vpp signals, while internal or external reference options help adapt the converter to different signal-chain requirements. An ADC is an analog-to-digital converter, a data-acquisition IC that samples a continuous voltage and converts it into a numeric code for processing, storage, or transmission. The ADS804U belongs to the parallel-interface ADC family within the broader semiconductor and data-converter hierarchy. Its 12-bit resolution provides 4,096 code levels, while its 10-MSPS sampling rate supports high-speed waveform capture, IF and baseband digitization, CCD imaging, scanner systems, and test instrumentation. Key performance characteristics combine 10-MSPS throughput with 12-bit resolution, 80-dB Nyquist SFDR, and 69-dB SNR. The flexible input range is useful when the source signal amplitude is not fixed, and the overrange indicator provides a way to detect conditions beyond the nominal conversion range. The ±0.3-LSB differential nonlinearity figure indicates that code-width variation is tightly controlled for precision acquisition and signal-fidelity requirements. The ADS804U uses a parallel interface rather than a serial data interface. This architecture is appropriate when downstream logic can capture many output bits at each conversion event. Designers should account for timing between the sample clock, output data, and downstream logic, and should use controlled-impedance routing where digital transition activity could affect analog signal integrity. The 28-pin SOIC package provides a conventional surface-mount footprint but requires careful handling and layout because the analog input, reference connections, clock, and parallel outputs are all present in one package. Typical applications include IF and baseband digitization, CCD imaging, scanners, communications receivers, and general-purpose test equipment. The 10-MSPS rate is especially relevant to intermediate-frequency or baseband sampling where a compact parallel ADC can feed a DSP, FPGA, or digital capture system. Compared with lower-speed converters, the ADS804U trades higher sampling throughput for greater PCB and timing complexity. The most important design consideration is the analog and digital partitioning around the converter. Place input and reference components close to their associated pins, route the analog input away from high-current clock and parallel-output paths, and define the return-current path continuously. Check the manufacturer datasheet for the exact pin names, reference arrangement, timing specifications, and recommended application circuit before releasing a PCB layout. This product page consolidates verified family specifications, package information, application guidance, and design considerations for engineers evaluating the ADS804U. Distributor inventory, exact pricing, lifecycle detail, and every complete electrical characteristic should be reconfirmed from the current manufacturer and distributor records before procurement or design sign-off.

Запрос цены Контакты
ADS805E - 12-Bit 20-MSPS Pipelined ADC | Texas Instruments
ADS805E

ADS805E - 12-Bit 20-MSPS Pipelined ADC | Texas Instruments

The Texas Instruments ADS805E is a 12-bit, 20-MSPS pipelined analog-to-digital converter with a 28-pin SSOP package. It supports internal or external reference operation and a programmable analog input range of 2 Vp-p to 5 Vp-p. Published performance figures include 74 dB SFDR, 68 dB SNR, 300 mW low power, and 0.25-LSB differential nonlinearity. The device is temperature-rated from -40°C to 85°C and is designed for high-speed signal acquisition where a compact surface-mount ADC is needed. An ADC is a data-acquisition integrated circuit that samples an analog voltage and converts it into a digital code for processing, storage, or transmission. More specifically, the ADS805E belongs to the pipelined ADC family, which uses multiple internal stages to support high conversion rates. Its 12-bit resolution represents each sample with 4,096 digital codes, while its 20-MSPS sampling capability supports bandwidths below the converter's Nyquist limit when appropriate analog filtering and clock design are used. Key features include one analog input, pipelined 12-bit conversion, internal or external reference support, and selectable input ranges. The 2 Vp-p range is identified in the manufacturer information as easy to drive with a single operational amplifier and as providing the best spurious performance. The converter's 74 dB SFDR and 68 dB SNR indicate strong performance for communications, imaging, and test-instrumentation signal chains, while the stated 300 mW power level helps guide thermal and supply planning. The ADS805 architecture combines a high-bandwidth track-and-hold circuit with pipelined stages. The high-bandwidth track-and-hold minimizes acquisition-time effects, while low jitter and linear sampling behavior help preserve signal fidelity. The flexible input range allows the system designer to trade signal amplitude against dynamic range and gain requirements. The ADC should be paired with a clean analog supply, a suitable clock source, input protection, and filtering matched to the intended bandwidth. Typical applications include studio cameras, IF and baseband digitization, copiers, communications receivers, video signal acquisition, and test instrumentation. In each case, the 20-MSPS rate allows sampling above the signal bandwidth, while the 12-bit code width and reported dynamic performance provide a practical balance between resolution, speed, and integration complexity. The ADS805E is particularly suitable when the existing board already expects the 28-pin SSOP footprint and the associated pin-compatible family arrangement. Designers should verify the exact package, pinout, reference configuration, input range, and timing requirements against the manufacturer datasheet before layout release. Pay attention to analog input bandwidth, settling time, clock jitter, reference noise, and output interface implementation. The most important design trade-off is ensuring that the input driver and external network do not degrade the converter's measured noise and spurious-free dynamic-range performance. This page consolidates the verified ADS805E product identity, distributor listings, manufacturer family data, pin-compatibility evidence, and practical application guidance. It is designed to help engineers evaluate the converter for procurement and board-level design without treating unsupported specifications as confirmed facts.

Запрос цены Контакты
ADS805E/1KG4 - 12-Bit 20 MSPS ADC | Texas Instruments | 28-SSOP
ADS805E/1KG4

ADS805E/1KG4 - 12-Bit 20 MSPS ADC | Texas Instruments | 28-SSOP

The Texas Instruments ADS805E/1KG4 is a 12-bit, 20 MSPS pipelined analog-to-digital converter (ADC) housed in a 28-pin SSOP package. It supports a single 5V analog supply, provides an internal reference (with optional external reference), and features a flexible input range programmable between 2 Vp-p and 5 Vp-p. The 20 MSPS sampling rate, 12-bit resolution, and pipelined architecture make it suitable for mid-speed data acquisition, CCD imaging, video digitisation, and digital communications baseband I/Q sampling. An ADC (Analog-to-Digital Converter) is a data-acquisition integrated circuit that samples continuous analog signals and converts each sample into a discrete digital code. Within the power-management and signal-chain taxonomy, the ADS805 belongs to the SAR/pipelined ADC family, the data-converter category, and the broader mixed-signal semiconductor hierarchy. Pipelined ADCs trade slightly higher latency (typically 3-5 clock cycles) for much higher sampling rates than successive-approximation (SAR) architectures, making them ideal for continuous-stream applications above 5 MSPS. Key features include 12-bit resolution with no missing codes, 20 MSPS maximum sampling rate, internal or external reference operation, an out-of-range indicator flag, single +5V supply operation, and a flexible parallel digital interface. The differential input stage is designed for ease of drive with a single op-amp in most configurations. The 2 Vp-p input range is the easiest to drive with a single op amp and provides the best spurious performance, while the 5 Vp-p range maximises dynamic range in low-noise front ends. The ADS805E uses a multi-stage pipelined architecture with proprietary error correction to achieve low differential non-linearity (DNL) and integral non-linearity (INL). The pin-compatible ADS804 (10 MSPS) and ADS803 (5 MSPS) allow designers to scale performance without PCB layout changes. The internal reference is laser-trimmed, and the part supports both CMOS-compatible and low-voltage differential outputs depending on configuration. Typical applications include digital video broadcast equipment, CCD-based imaging systems, document scanners, baseband I/Q sampling in software-defined radio, portable instrumentation, and industrial process control front ends. The combination of 5V single-supply operation and small 28-SSOP footprint suits space-constrained designs that require higher dynamic range than 8/10-bit alternatives. When designing with this device, ensure the analog input is properly buffered with a wideband op-amp capable of settling within half a clock cycle. The internal reference requires a stable bypass capacitor on the REFT/REFB pins; inadequate decoupling can degrade SNR by 1-2 dB. Power-supply rejection must be considered if the 5V rail is shared with switching converters.

Запрос цены Контакты
ADS807E - 12-Bit 53-MSPS Pipelined ADC | Texas Instruments
ADS807E

ADS807E - 12-Bit 53-MSPS Pipelined ADC | Texas Instruments

The Texas Instruments ADS807E is a 12-bit, 53-MSPS single-input pipelined analog-to-digital converter in a 28-pin SSOP package. It supports single-ended and differential inputs, a flexible input range of 2 Vp-p to 3 Vp-p, and internal or external references. Its differential track-and-hold and converter architecture minimize even-order harmonics and improve common-mode noise immunity. An ADC converts continuous analog voltage into a corresponding digital code for digital processing. The ADS807E belongs to the pipelined ADC hierarchy, using multiple internal stages to achieve a high sampling rate while supporting high-speed communications, imaging, instrumentation, and test systems. Its 12-bit resolution gives 4096 possible output-code levels, while 53 MSPS supports high-rate conversion requirements. Key verified characteristics include a maximum sampling rate of 53 MSPS, 12-bit resolution, 2 Vp-p to 3 Vp-p flexible input range, internal or external reference support, low differential nonlinearity of 0.5 LSB, and low power consumption of 335 mW. The converter also provides an out-of-range indicator, according to the verified component description. The architecture is designed for high-speed signal acquisition. The differential track-and-hold provides useful rejection of common-mode noise and helps suppress even-order harmonics. The pipelined ADC structure is appropriate when analog bandwidth, sampling rate, digital output timing, and signal integrity must be considered together rather than as independent specifications. Typical applications include communications receivers, digital oscilloscopes, frequency-domain analysis, radar and signal-processing front ends, video digitization, and industrial measurement systems. Differential input operation is useful when the source must be driven with balanced impedance and when common-mode rejection is important. PCB layout is critical because high-speed analog, clock, reference, and digital output paths must be controlled. Place input, reference, and decoupling networks close to the device, provide a clean return path, and follow the manufacturer pinout and layout guidance. Confirm package pin numbering and signal mapping against the official datasheet before layout release.

Запрос цены Контакты
ADS808Y/250 - 12-Bit 70MSPS ADC, HTQFP-48 | Texas Instruments
ADS808Y/250

ADS808Y/250 - 12-Bit 70MSPS ADC, HTQFP-48 | Texas Instruments

The Texas Instruments ADS808Y/250 is a 12-bit, 70-MSPS pipelined analog-to-digital converter with one single-ended or differential input channel, housed in a 48-pin HTQFP (PHP) 7x7 mm package. It accepts analog inputs from a 4.75V to 5.25V analog supply and is optimized for high dynamic performance at IF and baseband sampling rates, with selectable full-scale input range and flexible single-ended or differential clocking. An analog-to-digital converter (ADC) is a mixed-signal integrated circuit that samples a continuous analog voltage and quantizes each sample into a discrete digital code. Pipelined ADCs such as the ADS808 use a cascaded architecture of low-resolution stages (typically 1.5 bits per stage) with digital error correction, achieving the best trade-off between sampling speed (tens to hundreds of MSPS), resolution (10-14 bits), and active power. Within the broader hierarchy, the ADS808 sits under data converter -> ADC -> pipelined ADC -> high-speed ADC -> mixed-signal IC -> semiconductor. Pipelined ADCs are the dominant topology for communications, instrumentation, and imaging applications in the 10 MSPS to 250 MSPS range. Key features of the ADS808 include 70 MSPS sampling rate, selectable full-scale input range, internal or external voltage reference, a low-jitter 0.25 ps RMS track-and-hold, single 5V analog supply operation, and a powerdown mode for portable applications. The differential or single-ended clock input accepts TTL/CMOS/LVPECL swings and provides flexible timing for synchronization with downstream DSP or FPGA logic. Its premium track-and-hold maintains low distortion even at IF frequencies, simplifying front-end design in communications receivers. Typical applications for the ADS808Y/250 include CCD imaging digitizers, digital still cameras, basestation receiver IF digitizers, medical ultrasound beamformers, video processing, and high-speed data acquisition cards. The 12-bit/70-MSPS combination is well suited to digitizing signals in the 1 MHz to 35 MHz IF band where 70 dB SNR and SFDR are required for downstream demodulation. For test and measurement, the device serves as a general-purpose ADC front-end for digitizing oscilloscope channels and spectrum analyzer intermediate frequencies. When designing with the ADS808, place a 0.1 uF ceramic decoupling capacitor within 5 mm of every supply pin, and use a 10 uF bulk tantalum or ceramic capacitor on AVDD and DRVDD to suppress switching noise. Provide a clean, low-jitter clock source (jitter < 1 ps RMS) to preserve SNR at high input frequencies, and route analog and digital grounds on separate planes joined at a single point beneath the IC. This page synthesizes distributor pricing, drop-in alternatives, and practical design notes not found in the manufacturer datasheet alone.

Запрос цены Контакты
ADS808Y/250G4 - 12-Bit 70MSPS Pipelined ADC | Texas Instruments
ADS808Y/250G4

ADS808Y/250G4 - 12-Bit 70MSPS Pipelined ADC | Texas Instruments

The Texas Instruments ADS808Y/250G4 is a 12-bit, 70 MSPS pipelined analog-to-digital converter housed in a 48-pin HTQFP (PHP) powerPAD package with exposed thermal pad, designed for high-dynamic-range IF and baseband digitisation. It integrates a premium 0.25 ps-rms-jitter track-and-hold, accepts single-ended or differential inputs, and operates from a single 5 V analog supply with flexible internal/external reference options and a powerdown pin for energy-aware systems. An analog-to-digital converter (ADC) is a mixed-signal integrated circuit that converts continuous-time analog voltages into discrete digital codes at a sampling rate set by an external clock. Pipelined ADCs like the ADS808 use multiple low-resolution flash stages cascaded behind a high-bandwidth SHA, trading modest latency for very high sampling rates at moderate resolution. They sit within the broader hierarchy: ADC -> data converter -> mixed-signal IC -> power-management-and-signal-chain semiconductor. Key features include 70 MSPS guaranteed sampling rate, 12-bit resolution with no missing codes, selectable 1.0 Vpp or 2.0 Vpp full-scale input range, internal or external reference, and a low-jitter differential or single-ended clock input that accepts sine or square signals down to 0.5 Vp-p. The 48-HTQFP powerPAD package provides a thermal resistance of approximately 25 C/W with sufficient copper area, enabling reliable operation up to the 70 MHz clock rate. The architecture is a 12-stage pipelined ADC with digital error correction. Its track-and-hold bandwidth exceeds 100 MHz, and aperture jitter is specified at 0.25 ps rms, which is critical for preserving SNR when digitising IF signals above 30 MHz. Output data is delivered via a parallel CMOS interface compatible with standard DSPs and FPGAs. Typical applications include medical ultrasound imaging, digital video broadcast demodulation, CCD imaging digitisation, IF sampling in communications receivers, and industrial test instrumentation. The wide input bandwidth makes it particularly attractive for undersampling IF stages. When designing with this device, allocate adequate ground and supply decoupling (100 nF ceramic close to each supply pin plus a 10 uF bulk), and provide at least 1 square inch of PCB copper beneath the exposed pad. The /PD pin should be tied high for normal operation and pulled low for powerdown, reducing quiescent current for portable or energy-aware platforms. This page synthesizes distributor pricing, drop-in package-compatible alternatives, and practical PCB design guidance not always presented together in the manufacturer datasheet, giving engineers a single source for sourcing, selection, and layout decisions.

Запрос цены Контакты
ADS820U - 10-Bit 20-MSPS Pipelined ADC | Texas Instruments
ADS820U

ADS820U - 10-Bit 20-MSPS Pipelined ADC | Texas Instruments

The Texas Instruments ADS820U is a 10-bit, 20-MSPS single-input pipelined analog-to-digital converter with differential or single-ended input capability, supplied in a 28-pin SOIC package. It operates from a single +5 V supply and includes an internal reference, internal track-and-hold circuit, 10-bit quantizer, and power-down feature. According to the verified TI product and distributor information, the converter is designed for low-power, moderate-speed signal acquisition. An ADC is a data-conversion IC that samples an analog voltage and converts it into a digital code for processing by a microcontroller, DSP, FPGA, or other digital system. The ADS820U belongs to the pipelined ADC class, which uses multiple internal stages to provide a practical conversion rate for communications, instrumentation, industrial control, and embedded measurement systems. Its 10-bit resolution represents 1,024 possible output codes, while the 20-MSPS sampling rate supports acquisition of rapidly changing analog signals. Key verified features include 10-bit resolution, 20 MSPS throughput, one analog input, one pipelined conversion channel, 28-SOIC packaging, operation from a single +5 V supply, and configurable differential or single-ended input signals. The verified search data also reports no missing codes, an internal reference, 195 mW low power, 60 dB SNR, 65 MHz wideband track-and-hold bandwidth, and 0.2 LSB differential linearity error. These figures come from the provided ADS820U search results and should be checked against the current manufacturer datasheet before design release. The monolithic converter uses a small-geometry CMOS process according to the TI product page. The internal track-and-hold captures the analog input before quantization, while the pipelined architecture supports throughput-oriented sampling. Configuration flexibility allows the same device family to accept either differential or single-ended input signals, which can simplify front-end design when common-mode rejection or single-ended source compatibility is required. The internal reference reduces the need for an external reference circuit in suitable applications. Typical uses include communications interfaces, industrial measurement, control loops, data-acquisition modules, embedded instrumentation, and embedded systems requiring parallel digital conversion. A 10-bit ADC is appropriate where the required system resolution does not justify the complexity and power of a higher-resolution converter. The 28-SOIC package is also useful for prototypes, legacy designs, and boards that already use through-hole or leaded analog interfaces. The main design consideration is ensuring that the analog input, reference, supply decoupling, digital output timing, and acquisition clock satisfy the converter requirements. Use the manufacturer datasheet for the exact pinout, input range, timing, output coding, reference accuracy, and recommended application circuit. Do not infer those missing values from the distributor summaries. This page combines verified source data with engineering guidance and explicitly identifies parameters that require confirmation. This product summary synthesizes verified TI, DigiKey, Mouser, and Octopart information with practical design context. It is intended to support initial component selection while preserving traceability to the supplied source links and avoiding unsupported pricing, lifecycle, and pin-level claims.

Запрос цены Контакты
ADS821 - 10-Bit 40MSPS ADC Internal Ref | TI
ADS821

ADS821 - 10-Bit 40MSPS ADC Internal Ref | TI

The Texas Instruments ADS821 is a low-power, monolithic 10-bit, 40MHz analog-to-digital converter built on a small-geometry CMOS process. The complete converter integrates a 10-bit quantizer with an internal track-and-hold circuit, an internal reference, and a power-down feature, and is available in SO-28 and SSOP-28 packages. It operates from a single +5V supply and accepts either differential or single-ended input signals. A pipelined ADC is an analog-to-digital converter that uses a cascade of low-resolution stages to achieve high sampling rates while maintaining reasonable power consumption. In the ADC hierarchy, the ADS821 is a high-speed pipelined converter within the broader category of data converters, which sit between analog signals and digital signal processors in a signal chain. Pipelined ADCs are used where both high speed and moderate resolution (10 to 14 bits) are required. The ADS821 provides no missing codes, a high SNR of 58 dB, and power dissipation of only 380 mW at 40 MSPS, which is low for a 10-bit 40MHz CMOS converter. The integrated track-and-hold removes the need for an external sample-and-hold amplifier, and the internal reference reduces external component count. The power-down feature reduces system power during idle periods. Architecturally, the device uses a pipelined conversion architecture optimized for conversion rates up to 40 MSPS. Differential input capability improves common-mode rejection and reduces even-order harmonic distortion compared to single-ended drive. Digital outputs drive standard CMOS logic, simplifying interfacing to FPGAs, DSPs, or microcontrollers in single-supply +5V systems. Typical applications include medical ultrasound signal digitizing, video and CCD digitizing, digital oscilloscope front-ends, industrial data-acquisition boards, and communications IF sampling. The combination of internal reference, internal track-and-hold, and 40MSPS throughput makes the ADS821 an efficient building block for high-speed acquisition channels. When designing with the ADS821, use a low-impedance analog source or high-speed op-amp driver to ensure differential input settling within one sample period. Decouple all supply pins and keep the analog input path short and shielded for best SNR.

Запрос цены Контакты
ADS821E - 10-Bit 40MSPS ADC w/ Internal Reference | TI/Burr-Brown
ADS821E

ADS821E - 10-Bit 40MSPS ADC w/ Internal Reference | TI/Burr-Brown

The Texas Instruments ADS821E (originally Burr-Brown) is a low-power, monolithic 10-bit, 40 MSPS analog-to-digital converter (ADC) with single-ended or differential inputs, an internal reference, an internal track-and-hold, and 9.3 effective bits of resolution, offered in a 28-pin SSOP package. According to the manufacturer datasheet, the converter consumes only 380 mW from a single +5 V analog supply, while delivering 58 dB SNR for high-fidelity digitization of intermediate-frequency signals, video, and baseband communications. The ADS821E provides CMOS-compatible digital outputs and is guaranteed to have no missing codes across the full operating temperature range. A successive-approximation-register (SAR) ADC, the ADS821E operates by sampling an input voltage once per conversion cycle and comparing it to an internal binary-weighted capacitor network through a precision comparator; unlike pipelined ADCs, the SAR architecture is fully specified on a single clock edge with no pipeline latency. SAR ADCs occupy a tier below flash ADCs in conversion speed but above delta-sigma ADCs in raw sample rate, and are widely deployed in industrial measurement, data acquisition, and instrumentation. The 28-pin SSOP package places all analog and digital pins on opposite sides of the die to minimize coupling and ease PCB layout separation. Key features include an internal 2.5 V reference (which can be overdriven externally), a track-and-hold amplifier front-end capable of handling input bandwidths well beyond Nyquist for undersampling applications, low differential nonlinearity for accurate code-edge transitions, and an output enable pin for bus multiplexing. The proprietary architecture provides excellent dynamic performance with spurious-free dynamic range suitable for IF-sampling communications receivers. Power-down mode reduces standby consumption to a few milliwatts for battery-portable designs. Typical applications include digital oscilloscopes and waveform digitizers, IF sampling for communications receivers, CCD imaging digitizers, portable medical imaging, baseband quadrature sampling in software-defined radios, and general-purpose high-speed data acquisition. The 40 MSPS sample rate and 10-bit resolution are well matched to display refresh rates and pixel-clock-driven video systems. When designing with this device, decouple the analog supply (AVDD) and digital supply (DVDD) domains separately with 0.1 µF ceramic capacitors placed within 5 mm of the supply pins. Maintain a single-point ground star connection under the AGND/DGND pins to avoid digital switching noise corrupting the analog input. Drive the analog input from a low-impedance, bandwidth-appropriate buffer for best spurious performance. This page synthesizes distributor pricing, drop-in alternatives from the same ADS82x family and pin-compatible same-package alternatives, and practical PCB layout notes not consolidated in the manufacturer datasheet.

Запрос цены Контакты
ADS821U - 10-Bit 40-MSPS ADC | Texas Instruments | Signal Capture
ADS821U

ADS821U - 10-Bit 40-MSPS ADC | Texas Instruments | Signal Capture

The Texas Instruments ADS821U is a 10-bit, 40-MSPS pipelined analog-to-digital converter with one single-ended or differential input, 58 dB SNR, 9.3-bit ENOB, an internal reference, and an internal track-and-hold circuit in a 28-pin SOIC (DW) package. Its 380 mW low-power design targets high-speed instrumentation where accurate sampling, compact size, and predictable signal acquisition are required. An ADC is a data-acquisition IC that samples an analog voltage and converts it into a digital code for processing by a microcontroller, DSP, FPGA, or test system. The ADS821U belongs to the pipeline ADC family, with its resolution, conversion rate, input architecture, reference, and acquisition circuitry defining its role within a broader analog-to-digital conversion and signal-processing hierarchy. The converter's principal features are 40 MSPS operation, 10-bit resolution, 58 dB SNR, and 9.3-bit ENOB. The no-missing-codes feature supports deterministic output behavior, while the internal track-and-hold circuit simplifies front-end design. The verified product information also identifies a 380 mW low-power figure and supports SOIC-28 and SSOP-28 family packaging, with ADS821U specifically supplied in the 28-pin SOIC package. Technically, the ADS821U is designed for single-ended or differential input acquisition. An internal reference and internal track-and-hold function reduce the number of external support blocks required in a conventional measurement chain. However, signal bandwidth, input range, timing, reference behavior, and electrical limits must be confirmed from the manufacturer datasheet before finalizing analog front-end and clock design. Typical uses include communications and signal-analysis equipment, industrial measurement systems, test and measurement instruments, and embedded control or processing platforms that need a 40-MSPS conversion rate. The 10-bit code width is appropriate where the required information bandwidth is greater than the precision demanded from every individual sample. A key design consideration is that the ADC does not replace the surrounding analog system. Input scaling, source impedance, anti-alias filtering, clock jitter, grounding, decoupling, and digital-interface timing determine practical performance. Confirm the pinout and pin functions in the official datasheet before layout or replacement work. This page combines verified manufacturer and distributor information with application guidance, practical design notes, and explicitly qualified replacement considerations. Unverified prices, complete pin functions, and unconfirmed cross-brand drop-in equivalents are not inferred.

Запрос цены Контакты
ADS822E - 10-Bit, 40-MSPS Pipelined ADC | Texas Instruments
ADS822E

ADS822E - 10-Bit, 40-MSPS Pipelined ADC | Texas Instruments

The Texas Instruments ADS822E is a 10-bit, single-channel, 40-MSPS pipelined analog-to-digital converter with single-ended or differential inputs and internal or external reference capability, packaged in a 28-pin SSOP. It is designed for high-speed signal acquisition where 10-bit conversion resolution and compact parallel-interface integration are more important than the very highest conversion rates. An ADC is a data-acquisition semiconductor that samples an analog voltage and converts it into a digital code. A pipelined ADC uses multiple internal stages that operate concurrently after the pipeline is filled. Compared with flash converters, this architecture can provide useful resolution at lower power and cost. The ADS822E belongs to the ADC hierarchy, integrates an analog input stage and digital quantizer, and supports acquisition, instrumentation, communications, and embedded measurement systems. The verified distributor data identifies a 10-bit converter with one input, one pipelined stage, and a 40-MSPS sampling rate. Its single-ended input supports the common source configuration used in many sensor and signal-chain systems, while differential operation can improve common-mode rejection when supported by the complete ADC implementation. The part uses a single +5 V supply according to the supplied comparison source, and the verified listing describes internal or external reference options. The ADS822E family is available in an SSOP-28 package. The manufacturer product page states that ADS822, ADS823, ADS825, ADS826, and ADS828 are pin-for-pin compatible, with the higher-speed members offering upgrade paths from the ADS822/ADS825 family. This compatibility is useful when a design needs more sampling rate without changing the board footprint or parallel interface layout. Typical applications include industrial sensor acquisition, communications infrastructure, portable measurement systems, medical instrumentation, and embedded data-acquisition platforms. Because the converter has a 40-MSPS maximum sampling rate, it is appropriate for waveforms within its Nyquist bandwidth rather than very high-frequency RF signals requiring a substantially faster converter. Designers should verify input range, timing, reference stability, output coding, and acquisition settling time against the manufacturer datasheet before finalizing a system. For PCB design, keep analog input, reference, supply, and digital return paths well controlled. The SSOP-28 device benefits from short analog traces, adequate bypassing, and separation between sensitive analog nodes and fast digital output lines. Use the manufacturer datasheet for the complete pinout, timing diagrams, electrical limits, and application-specific reference configuration.

Запрос цены Контакты
ADS822EG4 - 10-Bit 40MSPS ADC w/ Int/Ext Ref | Texas Instruments
ADS822EG4

ADS822EG4 - 10-Bit 40MSPS ADC w/ Int/Ext Ref | Texas Instruments

The Texas Instruments ADS822EG4 is a 10-bit, 40-MSPS analog-to-digital converter (ADC) that supports both single-ended and fully differential analog inputs in a 28-pin SSOP package. According to the TI ADS822 datasheet, the device delivers 60 dB SNR and 72 dBFS SFDR while consuming only 190 mW, and offers a programmable input range with internal or external reference selection. The G4 suffix designates the tube-packaged, RoHS-compliant ordering option. An ADC (analog-to-digital converter) is a data-acquisition integrated circuit that samples a continuous analog waveform and quantizes each sample into a digital code word. ADCs sit inside the broader hierarchy of data converters -> signal chain -> mixed-signal IC -> semiconductor. The 10-bit resolution and 40 MSPS sample rate place the ADS822 in the mid-speed, moderate-resolution tier used in industrial imaging, instrumentation, and communications baseband processing where 60-70 dB of dynamic range is acceptable. Key performance features include 60 dB SNR for clean signal capture, 72 dBFS spurious-free dynamic range (SFDR) to keep large-signal harmonics below the noise floor, and low differential nonlinearity (DNL) of 0.x LSB for code-density accuracy. The internal 2.5 V reference can be overridden by an external reference for designs requiring absolute accuracy or multi-ADC gain matching. The single-ended / differential input mode is pin-programmable, eliminating external signal-conditioning op-amps in many designs. The ADS822 uses a pipelined architecture with digital error correction, providing low latency and consistent sample-to-sample linearity. A separate analog and digital supply pin pair (AVDD/DVDD) is provided to isolate switching noise from the sensitive analog front-end. An internal reference buffer and duty-cycle equalizer simplify PCB layout and clock distribution. Typical applications include CCD/camera imaging digitizers, baseband I/Q sampling in software-defined radio, ultrasonic medical imaging front-ends, and portable test-and-measurement equipment. The 5 V analog supply and 28-SSOP footprint make it compatible with legacy industrial designs migrating from 8-bit ADCs. When designing with this device, place a 0.1 uF ceramic decoupling capacitor as close as possible to each AVDD/DVDD pin, and provide a solid ground plane under the package. The internal reference mode requires a 0.1 uF bypass on REF; for multi-ADC synchronization, drive the external reference pin from a single low-impedance source. This page synthesizes distributor pricing, drop-in pin-compatible alternatives, and practical design notes not found in the manufacturer datasheet, including cross-references to the pin-for-pin compatible ADS823 (60 MSPS), ADS825 (40 MSPS, single-ended optimized), ADS826 (60 MSPS), and ADS828 (75 MSPS) parts.

Запрос цены Контакты
ADS823E - 10-Bit 60-MSPS ADC | Texas Instruments
ADS823E

ADS823E - 10-Bit 60-MSPS ADC | Texas Instruments

The Texas Instruments ADS823E is a 10-bit, 60-MSPS, single-input pipelined analog-to-digital converter in a 28-pin SSOP package. It accepts single-ended or differential analog input, supports internal or external reference operation, operates from a single +5 V supply, and provides +3 V/+5 V-compatible logic I/O. Verified listings identify one input, one pipelined conversion channel, and a parallel interface. An ADC is a data-converter IC that samples an analog voltage and produces its corresponding digital code. The ADS823E belongs to the pipeline ADC class within the broader data-converter and signal-processing hierarchy. Pipeline conversion separates sampling and conversion stages, supporting high sampling rates for communications, instrumentation, imaging, and control systems while requiring careful clock, reference, input, and digital-interface design. Verified features include 60 dB signal-to-noise ratio, 74 dBFS spurious-free dynamic range, 265 mW power consumption, programmable input range, power-down capability, and low differential nonlinearity of 0.25 LSB. The dual input capability allows the converter to work with single-ended sources or differential signals. The internal/external reference option gives designers flexibility in analog calibration and system-level voltage-reference planning. The device uses a single-ended analog input or differential input arrangement and supports single +5 V analog-supply operation with +3 V or +5 V-compatible logic levels. Its 10-bit resolution gives 1024 digital codes, while the 60-MSPS sampling rate supports high-speed acquisition. The 28-SSOP package is a surface-mount gull-wing package, but the verified snippets do not provide its exact dimensions. Typical uses include communications receivers, medical imaging instrumentation, industrial data acquisition, signal monitoring, and embedded control systems where a compact high-speed ADC is required. The parallel output requires a 10-bit data bus plus associated clock and control signals, so the surrounding digital system must be designed for the converter's timing and voltage requirements. Designers should use the manufacturer datasheet for the complete pinout, timing, electrical limits, reference recommendations, and layout requirements. Because the supplied evidence does not include complete pricing, stock, lead-time, or all pin-level details, those items remain explicitly marked or unavailable rather than inferred.

Запрос цены Контакты
ADS824E - 10-Bit 70 MSPS ADC | Texas Instruments
ADS824E

ADS824E - 10-Bit 70 MSPS ADC | Texas Instruments

The Texas Instruments ADS824E is a 10-bit, 70 MSPS analog-to-digital converter with selectable single-ended or differential input, internal or external reference, programmable input range, power-down capability, and a 28-SSOP package. According to the verified manufacturer-related data, it provides 59 dB SNR, 70 dB SFDR, 0.3 LSB low DNL, 315 mW low power, single +5 V analog supply operation, and +3 V digital output capability. An ADC is an integrated circuit that samples an analog voltage and converts it into a digital code for processing, measurement, or communication. The ADS824E belongs to the ADC/DAC hierarchy and is suited to compact data-acquisition and signal-processing systems where sampling speed, input flexibility, and low power are more important than very high resolution. Its single-ended input supports single-ended signals, while differential operation can improve common-mode rejection and signal integrity when the source is balanced. The ADS824E combines a 70 MSPS conversion rate with a 10-bit quantizer and programmable analog input range. The verified feature summary identifies internal or external reference options, programmable input range, and power-down operation as useful controls for system integration. Its +3 V digital output capability can simplify interfacing to modern digital logic, while the single +5 V analog supply keeps the power architecture compact. The 315 mW power figure makes it relevant to power-conscious acquisition equipment. The converter is designed for applications requiring moderate resolution and high sampling throughput, including industrial instrumentation, communications receivers, waveform capture, sensor interfaces, and embedded control. Differential input can be preferred for noisy analog environments, while single-ended operation can simplify front-end design when the source is referenced to ground. The 28-SSOP package provides a conventional surface-mount footprint, but the exact pinout and mechanical drawing should be confirmed against the manufacturer datasheet before layout. Designers should treat the ADC input as a high-bandwidth analog signal path. Keep input routing short, provide a suitable reference and bypass network, and observe the supply, clock, grounding, and digital-output requirements in the datasheet. Do not assume that a converter with the same family name is a drop-in replacement unless the package, pin mapping, reference configuration, input range, timing, and electrical limits all match. This page combines verified ADS824E specifications, distributor availability information, package details, and practical replacement guidance. It is intended to help engineers evaluate the converter quickly while preserving the distinction between verified data, sourced alternatives, and parameters that require confirmation.

Запрос цены Контакты
ADS825E - 10-Bit 40-MSPS Pipeline ADC | Texas Instruments
ADS825E

ADS825E - 10-Bit 40-MSPS Pipeline ADC | Texas Instruments

The Texas Instruments ADS825E is a 10-bit, 40-MSPS sampling analog-to-digital converter with one single-ended or differential input, housed in a 28-pin SSOP package. It supports internal or external references and includes programmable input attenuation. The verified device data identifies a 190 mW low-power figure, 60 dB SNR, 72 dBFS SFDR, and a 4.75 V operating-supply figure in the distributor description. A sampling ADC converts an analog waveform into a sequence of digital codes at a controlled sampling rate. The ADS825E belongs to the ADC, data-converter IC, and semiconductor hierarchies and is intended for systems that require modest resolution but relatively high conversion throughput. Its 10-bit quantizer provides 1,024 code levels, while the 40-MSPS sampling rate supports high-speed measurement, communications, industrial control, and instrumentation signal chains. Key features include 40-MSPS operation, 10-bit resolution, single-ended or fully differential input capability, and internal/external reference options. The verified feature summary reports 60 dB signal-to-noise ratio, 72 dBFS spurious-free dynamic range, and 190 mW power. ADS825E accepts a +3 V clock input according to the TI ADS825 product data, while the package is identified as SSOP-28. These attributes make the converter suitable when compact size and conversion speed matter more than 12-bit or higher numerical resolution. The TI ADS825 family is described as pin-for-pin compatible with the 10-bit ADS823, ADS826, and ADS828 families in SSOP-28. This compatibility supports upgrade paths to higher sampling frequencies, although the replacement must be checked for the exact electrical requirements of the target system. The ADS825E also supports power-down operation and programmable input attenuation according to the family-level description, helping designers manage power and signal conditioning requirements. Typical applications include industrial process measurement, communications infrastructure, test equipment, motor-control feedback, and embedded signal acquisition. In a motor-control system, the ADC can sample current or position feedback, while in communications equipment it can digitize intermediate-frequency or baseband signals. Differential operation can improve common-mode rejection in balanced analog front ends, while single-ended operation simplifies lower-cost sensor interfaces. The verified distributor listing describes the ADS825E as a 10-bit ADC with one input, pipelined architecture, and internal/external reference capability. A key design consideration is analog-input conditioning. The input range, reference choice, clock amplitude, source impedance, and sampling network must be verified against the manufacturer datasheet before layout is finalized. This page consolidates verified distributor information, family compatibility data, pin-compatible alternatives, and application guidance that is not typically available from a basic distributor search result.

Запрос цены Контакты
ADS826E - 10-Bit, 60-MSPS Pipelined ADC | Texas Instruments
ADS826E

ADS826E - 10-Bit, 60-MSPS Pipelined ADC | Texas Instruments

The Texas Instruments ADS826E is a 10-bit, 60-MSPS single-channel pipelined analog-to-digital converter with a 28-pin SSOP package. Its headline specifications are 60 MSPS conversion throughput, 60 dB signal-to-noise ratio, 74 dBFS spurious-free dynamic range, and 265 mW typical power consumption. The ADC supports single-ended or differential analog input, internal or external reference operation, programmable input range, and compatibility with +3 V or +5 V digital logic. An ADC converts an analog voltage into a digital code so that a processor, FPGA, DSP, or control system can process physical signals. The ADS826E belongs to the pipelined ADC class, a high-speed architecture commonly used in communications, instrumentation, industrial control, radar, and test equipment. Its 10-bit resolution represents 1,024 digital levels, making it suitable for applications where sample speed is more important than very fine amplitude resolution. Key features include low differential nonlinearity of 0.25 LSB, a programmable analog input range, a power-down function, and single +5 V analog operation. The supported single-ended and differential input modes provide flexibility for source arrangements and signal conditioning. Internal or external reference selection allows the converter to fit designs with different accuracy and scaling requirements. The 28-SSOP package supports conventional PCB assembly but occupies more board area than a small QFN package. The ADS826E uses a proprietary pipelined conversion method, as identified by the verified distributor and datasheet listings. The architecture supports continuous high-rate sampling while retaining a compact 28-pin SSOP package. Its +3 V/+5 V logic compatibility helps simplify interfacing with digital controllers, although the digital input thresholds, timing, and supply sequencing must still be checked against the manufacturer datasheet before layout release. Typical applications include communications receivers, data acquisition front ends, industrial measurement systems, oscilloscope and instrumentation channels, digital feedback and control loops, and embedded signal processing. For a new design, verify the required input range, reference source, digital interface timing, power sequencing, and thermal performance in the official ADS826E datasheet. Pricing and availability should also be checked with authorized distributors because the verified search data does not provide a current numeric price or lead time. A key design consideration is the analog input network. Input impedance, source capacitance, full-scale range, and the selected differential or single-ended topology must be evaluated together. Keep routing compact, provide the required bypass capacitors, and control clock and digital-output crosstalk. Because the verified data identifies the converter as a 60-MSPS, 10-bit pipelined ADC, PCB signal-integrity and clock routing decisions can materially affect sampling accuracy. This page consolidates the verified specifications, package information, source links, application guidance, and comparison framework for the ADS826E. It does not invent unavailable electrical values, pricing, pin names, lifecycle claims, or replacement specifications; unavailable items are marked for data completion instead.

Запрос цены Контакты
ADS8284IRGCR - 18-Bit 1MSPS 4-Ch SAR ADC w/ PGA | TI
ADS8284IRGCR

ADS8284IRGCR - 18-Bit 1MSPS 4-Ch SAR ADC w/ PGA | TI

The Texas Instruments ADS8284IRGCR is an 18-bit, 1-MSPS, pseudo-bipolar differential successive-approximation-register (SAR) analog-to-digital converter with an integrated on-chip ADC driver (OPA) and a 4-channel differential input multiplexer, packaged in a 64-pin VQFN (RGC) measuring 9 mm x 9 mm. The device integrates a low-noise programmable-gain amplifier, a 4-channel analog multiplexer, and the SAR ADC core, forming a complete analog front-end in a single chip. Operating from -40 C to +85 C industrial temperature range, it offers zero latency at full throughput, making it suitable for multi-channel data-acquisition systems. A SAR (successive-approximation-register) ADC is a type of Nyquist-rate converter that uses a binary-search algorithm and an internal DAC to digitize an analog input one bit at a time per clock cycle. SAR ADCs are valued for their deterministic latency, high accuracy, and lack of pipeline delay, sitting within the broader hierarchy of analog-to-digital converters (ADC) -> data converters -> mixed-signal ICs -> semiconductors. The ADS8284's pseudo-bipolar differential input architecture allows true differential signal acquisition with excellent common-mode rejection. Key features include 18-bit resolution with no missing codes, 1 MSPS guaranteed throughput, on-chip 4-V internal reference, integrated programmable-gain amplifier (PGA) with gain settings up to 4, and 4-channel differential input multiplexer. The integrated driver and reference reduce external component count, while the parallel digital interface simplifies connection to FPGAs, DSPs, and microcontrollers. The QFN-64 package provides a compact footprint with an exposed thermal pad for heat dissipation. Typical applications include industrial process control, multi-channel data acquisition systems, medical instrumentation, optical networking power monitoring, and high-precision multi-axis servo control. The 4-channel input multiplexer allows time-multiplexed acquisition of up to four differential signals per IC, reducing board space and BOM cost in multi-sensor systems. Designers should pay close attention to PCB layout guidelines: route analog and digital grounds separately and join at a single point, place decoupling capacitors as close to the supply pins as possible, and use the exposed thermal pad for heat spreading. The on-chip reference requires an external bypass capacitor; refer to the datasheet for the recommended value. This page synthesizes distributor pricing, drop-in replacement alternatives, and practical design notes not found in the manufacturer datasheet. Engineers searching for multi-channel 18-bit SAR ADC solutions will find the integrated PGA and multiplexer of the ADS8284IRGCR to be a compelling, board-space-saving alternative to discrete ADC + driver + MUX implementations.

Запрос цены Контакты
ADS828E - 10-Bit 75-MSPS Pipeline ADC | Texas Instruments
ADS828E

ADS828E - 10-Bit 75-MSPS Pipeline ADC | Texas Instruments

The Texas Instruments ADS828E is a 10-bit, 75-MSPS single-input pipeline analog-to-digital converter operating from a single +5 V supply in a 28-pin SSOP package. According to the TI product page, the converter supports single-ended input and can also be operated differentially for improved spurious performance. Its pipeline architecture supports 75 million samples per second, while the 10-bit quantizer targets applications requiring compact, high-speed digitization with parallel data output. An ADC is an analog-to-digital converter, a semiconductor that samples an analog voltage and converts it into a digital code for processing, storage, measurement, or transmission. The ADS828 belongs to the pipeline ADC and data-converter hierarchy, where internal stages operate in sequence to balance conversion speed with circuit complexity. The ADS828E is therefore positioned between general-purpose low-speed ADCs and more complex high-resolution high-speed converters. Key verified features include a resolution of 10 bits, a maximum sampling rate of 75 MSPS, one input, a pipelined architecture, and a 28-pin SSOP package. TI states that the ADS828 is pin compatible with the 10-bit, 40 MSPS ADS822 and ADS825, and with the 10-bit, 60 MSPS ADS823 and ADS826. That compatibility makes the ADS828E a potential board-level upgrade path when a design needs more sampling speed without changing its ADC footprint. The ADS828E is a pipeline CMOS ADC designed around single-ended input operation and differential operation for added spurious performance. Differential operation can help reduce common-mode sensitivity and may improve signal integrity when the analog front end and routing are designed appropriately. The exact input range, reference requirements, output timing, power consumption, and electrical limits were not supplied in the verified search excerpts, so those values must be confirmed in the manufacturer datasheet before design release. Typical uses include industrial control and data acquisition, communications infrastructure, instrumentation, signal monitoring, and embedded measurement systems. A 75-MSPS conversion rate is useful when the system must sample waveforms or rapidly changing analog signals, while 10-bit resolution suits control loops, diagnostics, and digital signal processing stages that do not require very high spectral resolution. The single +5 V supply also simplifies system power architecture compared with converters requiring multiple rails. The primary design consideration is to preserve analog signal integrity from the sensor or amplifier through the ADC input. Use short, controlled-impedance routing, a stable reference arrangement, and decoupling appropriate to the manufacturer recommendations. Confirm acquisition timing, output interface, input range, and clock polarity against the ADS828 datasheet. The page also identifies compatible ADS822E, ADS825E, ADS823E, and ADS826E family options, but their differing sampling rates should be treated as functional trade-offs rather than identical replacements. This product record consolidates the verified TI specifications, distributor identification, package information, and documented pin-compatible family references into an engineering-oriented selection and design reference.

Запрос цены Контакты
ADS830E - 8-Bit 60MSPS Pipeline ADC | Texas Instruments
ADS830E

ADS830E - 8-Bit 60MSPS Pipeline ADC | Texas Instruments

The Texas Instruments ADS830E is an 8-bit, 60 MSPS pipelined Analog-to-Digital Converter (ADC) housed in a 20-pin SSOP package, designed for high-speed signal acquisition from a single +5V supply. Key specifications include 60 MHz maximum sampling rate, 49.5 dB SNR, and 170 mW typical power dissipation. The part supports an internal or external reference and offers both single-ended and differential analog inputs with a programmable input range of 1 Vp-p or 2 Vp-p, with the single-ended input span of 1.5V to 3.5V centered at 2.5V. The ADS830E employs a pipelined CMOS architecture with an internal high-bandwidth track-and-hold and 8-bit quantizer. DNL is specified at 0.2 LSB, preserving linearity for accurate signal capture. The architecture supports an internal reference or an external reference, giving designers flexibility in frequency planning and absolute accuracy. Typical applications include medical imaging front-ends, video digitizing systems, CCD/camera signal processing, IF sampling in communications, and portable instrumentation. The 60 MSPS sampling rate enables full baseband capture of standard-definition video and intermediate-frequency downconversion paths up to several tens of MHz. When designing with the ADS830E, ensure the analog input network is configured to either single-ended (1 Vp-p or 2 Vp-p) or differential topology per the programmable range. Bypass the analog supply pin with a 0.1 uF ceramic capacitor placed within 5 mm of the pin, and keep digital outputs routed away from analog inputs to minimize coupling. This page synthesizes distributor pricing, drop-in alternatives, and practical design notes not found in the manufacturer datasheet.

Запрос цены Контакты
ADS830EG4 - 8-Bit 60MSPS Pipelined ADC | Texas Instruments
ADS830EG4

ADS830EG4 - 8-Bit 60MSPS Pipelined ADC | Texas Instruments

The Texas Instruments ADS830EG4 is an 8-bit, 60-MSPS pipelined CMOS Analog-to-Digital Converter (ADC) that operates from a single +5V power supply, housed in a 20-pin SSOP package. It provides excellent dynamic performance with a single-ended input and can also be operated with a differential input for improved spurious performance. The device includes an 8-bit quantizer, high-bandwidth track-and-hold, and a high-accuracy internal reference, making it suitable for high-speed signal acquisition. The G4 suffix indicates a Pb-free (lead-free) green RoHS-compliant package version supplied in tape and reel. An Analog-to-Digital Converter (ADC) is a semiconductor device that converts real-world analog signals into discrete digital codes for processing by microcontrollers, DSPs, or FPGAs. Within the broader signal chain hierarchy, an ADC sits between a sensor/amplifier front end and a digital processor; pipeline ADCs use a multi-stage architecture to achieve high sampling rates (tens to hundreds of MSPS) at moderate resolution (8-14 bits), trading latency for speed. The ADS830 belongs to the pipelined ADC subcategory, which is the dominant architecture for communications, video, and imaging applications requiring both high sample rate and continuous streaming conversion. Key features of the ADS830EG4 include a maximum sampling rate of 60 MSPS, single-ended input range of 1.5V to 3.5V (programmable), and a pipelined architecture with internal reference. The device supports both single-ended and differential input modes and is pin-for-pin compatible with the 8-bit, 80-MHz ADS831 for upgrade flexibility. Power consumption is approximately 215 mW at 60 MSPS from a single +5V analog supply, with a power-down mode available for low-duty-cycle applications. The ADS830EG4 is commonly used in digital communications (IF sampling, QAM demodulation), video digitisation (broadcast equipment, professional cameras), CCD imaging scanners, and portable instrumentation. Its single +5V operation simplifies power-tree design in legacy +5V systems, while the SSOP-20 footprint eases hand-soldering and rework in low-volume production. Differential-input mode further enables low-distortion sampling of transformer-coupled IF signals in software-defined radio receivers. When designing with this device, pay attention to input common-mode voltage and reference decoupling. Use a low-impedance analog ground plane, place the input coupling capacitor close to the AIN pin, and provide a clean +5V AVDD rail with 0.1uF and 10uF decoupling. For best SFDR in IF-sampling applications, operate the input in differential mode with a wideband balun. Refer to the TI ADS830 datasheet (SBAS167 family) for full application-circuit recommendations and timing diagrams. This page synthesizes distributor pricing, drop-in alternatives, and practical design notes not found in the manufacturer datasheet alone.

Запрос цены Контакты
ADS8318IDRCR - 16-Bit 500kSPS SAR ADC | Texas Instruments | SON-10
ADS8318IDRCR

ADS8318IDRCR - 16-Bit 500kSPS SAR ADC | Texas Instruments | SON-10

The Texas Instruments ADS8318IDRCR is a 16-bit, 500-kSPS, serial-interface, micropower, miniature SAR analog-to-digital converter in a 10-pin VSON (DRC) 3x3 mm package. According to TI's product page, the device operates from a single 4.5V to 5.5V supply, supports a unipolar differential input, and delivers serial output through an SPI/QSPI/MICROWIRE-compatible port. The ADS8318 achieves 16-bit no-missing-code performance with an integral non-linearity (INL) of ±0.0023% FSR and a conversion time of approximately 1.4 us, making it well suited for high-precision data acquisition. A SAR (Successive Approximation Register) ADC is a type of analog-to-digital converter that uses a binary search algorithm against an internal precision DAC to digitize an input voltage in N clock cycles, where N is the resolution in bits. SAR ADCs offer deterministic latency, no pipeline delay, and excellent DC accuracy, which is why they are widely used in precision industrial sensing, weigh scales, instrumentation, and process control. Within the broader taxonomy, the SAR ADC belongs to the data converter family, which sits inside signal chain ICs and ultimately under power management and analog signal chain semiconductors. Key features include an unipolar differential input that simplifies front-end signal conditioning, ultra-low power dissipation of approximately 18 mW at 500 kSPS, and a power-down mode that reduces current to a few microamps between conversions. The device uses an external reference voltage, allowing the user to trade off input range versus noise. Its SPI-compatible serial interface reduces board-routing complexity compared to parallel ADCs, while the small 3x3 mm VSON package enables high-density layouts. In terms of architecture, the ADS8318 integrates a sample-and-hold, a precision DAC, a comparator, and an SAR register. The conversion process is initiated by CONVST and completed via an external serial clock. The DRC package includes an exposed thermal pad to lower junction-to-board thermal resistance, which helps the part sustain 500 kSPS throughput without thermal throttling in compact layouts. Typical uses span handheld test equipment, multi-channel data-acquisition systems, optical module monitoring, battery management systems, and industrial process control. The differential input is especially valuable where ground-loop noise or single-ended signal swings must be rejected. When designing with this part, pay close attention to the reference bypass network (a 10 uF tantalum in parallel with 0.1 uF ceramic is typical), keep analog and digital grounds separated until they meet at a single point, and avoid driving the analog input directly from a high-impedance source without an input buffer. This page synthesizes distributor pricing, drop-in alternatives, and practical design notes that go beyond what the manufacturer datasheet alone provides.

Запрос цены Контакты
ADS831E - 8-Bit 80-MSPS ADC | Texas Instruments
ADS831E

ADS831E - 8-Bit 80-MSPS ADC | Texas Instruments

The Texas Instruments ADS831E is an 8-bit, 80-MSPS single-input pipelined CMOS analog-to-digital converter in a 20-pin SSOP package. It operates from a single +5 V supply and accepts single-ended or differential analog inputs, with a verified single-ended input range of 1.5 V to 3.5 V. An ADC is a data-acquisition semiconductor that samples an analog voltage and converts it into a digital code. The ADS831E belongs to the pipeline ADC family within data converters and ICs. Its high-bandwidth track-and-hold circuit samples the input rapidly, while the pipeline architecture supports conversion rates up to 80 million samples per second for communications, video, medical imaging, and test-instrumentation systems. Key verified features include an 8-bit quantizer, 80-MSPS maximum sampling rate, 49 dB high SNR, 275 mW low power, 0.35 LSB low DNL, internal or external reference options, and programmable input range. The converter supports single-ended operation for conventional analog signals and differential operation when improved spurious performance is required. The device operates from one +5 V supply and is specified in a 20-SSOP package. The TI product page identifies low distortion and high SNR as useful for medical imaging, communications, video, and test instrumentation. The verified single-ended range is 1.5 V to 3.5 V, giving the system designer a defined input window for analog front-end scaling and reference selection. Typical signal-chain implementation places the analog source, driver or front end, and ADS831E before a digital processor or FPGA. The 80-MSPS rate supports high-speed waveform acquisition, communications-channel digitization, video sampling, and instrumentation. Differential input can reduce common-mode sensitivity and improve spurious performance, while internal reference support simplifies designs that do not require an external reference voltage. Designers should confirm the complete electrical limits, reference requirements, timing, pin functions, and thermal limits in the TI ADS831 datasheet and the ADS831E ordering information. The available verified data does not establish a public price for every quantity tier, so purchasing decisions should use distributor confirmation rather than an assumed price.

Запрос цены Контакты
ADS831E/2K5G4 - 8-Bit 80MSPS ADC, 5V, SSOP-20 | Texas Instruments
ADS831E/2K5G4

ADS831E/2K5G4 - 8-Bit 80MSPS ADC, 5V, SSOP-20 | Texas Instruments

The Texas Instruments ADS831E/2K5G4 is an 8-bit, 80 MSPS pipelined analog-to-digital converter (ADC) with one single-ended or differential input channel and a parallel digital interface, supplied on a 20-pin SSOP (0.154 inch / 3.90 mm body width) tape-and-reel package. It operates from a single +5 V supply, supports an internal or external reference, and provides a programmable input range of ±2 Vp-p. Key headline parameters are 80 MSPS sampling rate, 49 dB SNR, 275 mW typical power dissipation, and 0.35 LSB DNL. An ADC (analog-to-digital converter) is a data-acquisition integrated circuit that samples continuous analog signals and quantizes them into discrete digital codes for processing by microcontrollers, DSPs, FPGAs, or ASICs. Pipeline ADCs like the ADS831E use a multi-stage architecture that converts one sample per clock cycle after a fixed latency, achieving a strong balance between sampling speed, resolution, and power consumption; they sit within the broader taxonomy of Nyquist-rate ADCs alongside successive-approximation register (SAR) and flash converters, and belong to the data-converter family of mixed-signal ICs. The device includes a high-bandwidth track-and-hold (T/H), an 8-bit quantizer, an internal bandgap-derived reference that can be overdriven by an external reference, and a programmable input range set by an external resistor. The differential input mode yields improved spurious-free dynamic range (SFDR) compared to single-ended operation, which is valuable when sampling IF or baseband signals in communications receivers. CMOS pipeline architecture delivers low-power operation at 275 mW typical while maintaining the 49 dB SNR figure at the Nyquist frequency. Typical applications include CCD imaging front ends, digital still cameras, video capture cards, set-top box video digitizers, portable medical imaging devices, communications IF sampling, and general-purpose high-speed data acquisition. The 5 V analog supply and parallel interface simplify integration into legacy industrial designs and FPGA-based DSP pipelines. When designing with this part, observe the input common-mode range when using the internal reference and place the input RC network close to the analog input pin to preserve the wide track-and-hold bandwidth; for best SNR use the differential input mode and bypass the reference pin with a low-ESR 10 uF tantalum plus 0.1 uF ceramic combination as recommended in the manufacturer datasheet.

Запрос цены Контакты
ADS8320-HT - 16-Bit 100kSPS High-Temp SAR ADC | Texas Instruments
ADS8320-HT

ADS8320-HT - 16-Bit 100kSPS High-Temp SAR ADC | Texas Instruments

The Texas Instruments ADS8320-HT is a 16-bit, high-speed, micropower successive approximation register (SAR) analog-to-digital converter, ensured over a 2.7V to 5.25V supply range and rated for -55C to +210C operation in an 8-pin ceramic surface-mount package. It samples at up to 100 kSPS while drawing very little power. An ADC converts continuous analog signals into discrete digital values for processing by MCUs or DSPs. Within the data-converter hierarchy, the ADS8320-HT belongs to the SAR ADC family, which trades lower throughput than delta-sigma converters for low latency, low power, and simple single-shot operation - ideal for high-temperature data acquisition nodes. Key features include true 16-bit resolution, a differential input for flexible signal conditioning, and a reference input that accepts any voltage from 500 mV to VCC, letting designers scale the full-scale range to match sensors directly. The synchronous serial interface (SPI/SSI compatible) connects easily to microcontrollers and DSPs. Micropower consumption at the full 100 kSPS data rate makes it one of the few 16-bit ADCs viable for battery-operated high-temperature systems. Architecturally, the SAR core uses an internal sample-and-hold with capacitor DAC, providing deterministic conversion latency with no pipeline delay. Ensured specifications across the full -55C to +210C range - rather than the -40C to +125C industrial limit of standard parts - distinguish the -HT grade, enabled by TI's high-temperature qualification flow and hermetic ceramic packaging that resists long-term thermal stress. Typical applications include downhole drilling telemetry, jet-engine and geothermal sensing, industrial process monitoring near furnaces, and aerospace instrumentation, where silicon reliability above 150C is mandatory and power budgets are tight. Design tip: decouple VCC and REF carefully at 210C, since reference noise directly scales with the reduced full-scale range; use low-ESR ceramic capacitors rated for the temperature and keep the serial clock lines short to preserve 16-bit noise performance.

Запрос цены Контакты