Видео ИС
Товары (7)
ADV202 - JPEG2000 Video Codec | Analog Devices
The Analog Devices ADV202 is a single-chip JPEG2000 codec targeted at video and high-bandwidth image compression applications. It implements the JPEG2000 (J2K) ISO/IEC 15444-1 image compression standard and provides complete compression and decompression processing on one die. The device operates on rectangular pixel tiles, where a tile may contain a complete image up to the maximum supported size or only part of an image, making it flexible for HD and high-resolution still-image pipelines. The ADV202 is offered in a 144-ball BGA package with surface-mount assembly, and it was formerly branded as the ADV-JP2000. A JPEG2000 video codec is a hardware engine that encodes and decodes images using the wavelet-based JPEG2000 Part 1 standard. Unlike block-based JPEG, JPEG2000 employs a discrete wavelet transform followed by entropy coding to produce scalable, high-quality compressed streams. In a hardware codec such as the ADV202, the wavelet transform engine, entropy codecs, memory controller, and control processor are integrated on-chip, eliminating the need for a host DSP or external compressor in many systems. This is important for bandwidth-limited video links because one chip can compress 720p video or large still-frame imagery into a JPEG2000 stream and decompress it on the receive side. Key features include a dedicated video port with glueless connection to common digital video standards such as 720p, plus programmable framing and validation signals for other high-speed synchronous pixel formats. The entropy codecs support all features of JPEG2000 Part 1 except the optional Maxshift ROI. Patented SURF (Spatial Ultra-efficient Recursive Filtering) technology enables low-power, low-cost implementation. Internally, the ADV202 contains a wavelet transform engine, three entropy codecs, an on-board memory system, and an embedded RISC processor that manages bitstream syntax and host commands. From a system perspective, the ADV202 is a complete JPEG2000 compression/decompression solution. The tile engine accepts rectangular arrays of pixel samples, allowing trade-off between memory usage and image size. Because codec operation is tile-based, extremely large still images can be processed in manageable sections, while video can be streamed tile-by-tile. The embedded RISC processor handles host interfaces and entropy codec coordination, reducing external control complexity. Although the ADV202 is no longer recommended for new designs (NRND), its architecture remains the basis of the ADV212, the manufacturer-specified drop-in replacement, which adds JTAG/BSDL and cuts power by up to 50%. Typical applications include broadcast and professional video systems, medical imaging and diagnostic capture, security and surveillance recording, aerospace and UAV payload compression, industrial machine vision, and remote-sensing image archival. For each application, the ADV202's combination of glueless video input, tile-based JPEG2000 Part 1 processing, and single-chip integration reduces BOM size compared with DSP-plus-software implementations. Designers migrating to the ADV212 retain these system benefits because the footprint and functionality are equivalent. Design consideration: because the ADV202 is NRND, a new layout should target the ADV212. Confirm core and I/O supply voltages, maximum clock, power dissipation, and BGA ball map from the official 40-page datasheet before producing a footprint. Verify legacy firmware command compatibility when swapping an ADV202 for an ADV212 in an existing system.
ADV7391BCPZ-RL - 10-Bit SD/HD Video Encoder | Analog Devices
The ADV7391BCPZ-RL is a low power, chip scale 10-bit SD/HD video encoder from Analog Devices, designed for a wide range of video applications including set-top boxes, video players, and displays. It integrates three 2.7 V/3.3 V 10-bit video digital-to-analog converters (DACs) that support composite (CVBS), S-Video (Y-C), and component (YPrPb) video output formats. The device operates from a 1.71 V to 3.63 V supply and draws only 81 mA, making it suitable for power-sensitive portable and consumer electronics. Housed in a compact 32-lead LFCSP-VQ (5x5 mm) package, the ADV7391BCPZ-RL is optimized for space-constrained designs. A video encoder is an integrated circuit that converts digital video data into analog video signals for display or transmission. In the signal chain, the video encoder sits between a digital video source (such as a video processor, FPGA, or SoC) and the analog display interface (such as composite, S-Video, or component outputs). The ADV7391 belongs to the family of digital-to-analog video encoders, which are essential in applications ranging from consumer TVs to professional video equipment. Its role is to bridge the digital and analog domains, ensuring high-quality video output with minimal artifacts. Key features of the ADV7391BCPZ-RL include support for both standard-definition (SD) and high-definition (HD) video formats, with a maximum DAC sampling rate of 297 Msps. The device provides three 10-bit DACs, enabling simultaneous output of CVBS, S-Video, and component signals. It also includes an on-chip voltage reference and supports both interlaced and progressive scan formats. The low power consumption of 81 mA at 3.3 V makes it an excellent choice for battery-powered devices, while the wide operating temperature range of -40°C to +85°C ensures reliability in industrial environments. From a technical perspective, the ADV7391 utilizes a high-speed digital-to-analog conversion architecture that ensures accurate color reproduction and sharp image detail. The device features a flexible digital interface that supports both 4:2:2 and 4:4:4 YCrCb data formats, as well as embedded synchronization signals. The on-chip PLL allows for precise clock generation, reducing external component count. The ADV7391 is part of a family that includes the ADV7390, ADV7392, and ADV7393, which offer different feature sets and package options, allowing designers to select the optimal part for their specific application. Typical applications for the ADV7391BCPZ-RL include set-top boxes, DVD/Blu-ray players, video game consoles, and digital signage. Its low power consumption and small footprint make it ideal for portable media players and handheld devices. The device is also suitable for automotive infotainment systems, where its wide temperature range and robust performance are critical. When designing with the ADV7391BCPZ-RL, it is important to ensure proper decoupling of the power supply pins and to route the analog video outputs away from digital noise sources. The device requires an external crystal or clock source, and the PCB layout should minimize parasitic capacitance on the DAC outputs to maintain signal integrity.
EL1881CSZ-T7 - Video Sync Separator 8-SOIC | Renesas
The Renesas Electronics EL1881CSZ-T7 is a monolithic video sync separator IC manufactured using a high-performance analog CMOS process that extracts timing information from standard and non-standard composite video inputs. The device accepts input from NTSC, PAL, and SECAM video formats, supports supplies from 5V (typical), and delivers composite sync, vertical sync, burst/back porch timing, and odd/even field detection outputs from an 8-pin SOIC (0.154" / 3.90 mm) package with a tape-and-reel shipping format. What is a video sync separator? A video sync separator is a type of analog interface IC in the broader family of video processing ICs that slice the synchronization pulses from the composite video waveform, allowing downstream timing circuits to reconstruct line- and field-rate clocks. In the hierarchy video sync separator -> video processing IC -> interface IC -> integrated circuit, these devices sit between the analog video front end and the digital video processor, providing the timing reference that determines where each scan line begins and ends. Key features of the EL1881CSZ-T7 include a fixed 70 mV sync-tip slicing threshold, support for non-standard video with input amplitudes as low as 0.5 Vp-p, and outputs for composite sync, vertical sync, burst/back porch timing, and odd/even field identification. The fixed slicing level provides stable sync-edge detection even when the input signal amplitude varies, eliminating the need for external slicing adjustment. The IC operates from a single 5 V rail with lower supply current than the industry-standard LM1881, making it suitable for power-sensitive designs. The EL1881CSZ-T7 is built on a CMOS process that combines analog signal conditioning with the low power consumption typical of CMOS. Its coupling flexibility allows operation with both AC- and DC-coupled video sources, and it extracts timing from non-standard formats that would defeat traditional sync slicers. The device is specified for the commercial operating temperature range and is shipping in production today from authorized Renesas distributors. Typical applications include broadcast and consumer video equipment, video capture and editing systems, surveillance and security camera signal conditioning, industrial video inspection systems, and legacy analog TV and DVD player signal paths. The EL1881CSZ-T7 is also used in video format converters where the sync must be regenerated for downstream digitizers. When designing with the EL1881CSZ-T7, AC-couple the video source to the device input and place bypass capacitors close to the supply pin. Ensure that the input signal amplitude is at least 0.5 Vp-p to guarantee valid sync-tip detection. The sync outputs are TTL-compatible and can drive standard digital logic directly without level shifting. This page synthesizes distributor pricing from Renesas authorized channels, drop-in alternatives including the industry-standard LM1881, and practical design notes that complement - and extend - the manufacturer datasheet.
FT812Q-R - Advanced EVE Graphics Controller, 56-QFN, Bridgetek
The Bridgetek FT812Q-R is an Advanced Embedded Video Engine (EVE) graphics controller IC with SPI host interface, housed in a 56-pin QFN (8x8 mm) package with exposed thermal pad. It integrates a 24-bit RGB display controller, resistive touch controller, audio processor, and graphics engine on a single chip, targeting high-resolution HMI (human-machine interface) applications with screen sizes up to 800x600 and beyond. The part operates from a single 2.97V to 3.63V supply and supports 1.8V or 3.3V host SPI I/O via separate VDDIO. An Embedded Video Engine (EVE) is a category of HMI bridge IC that combines display, touch, and audio control into a single SPI/I2C-controlled device. EVE controllers sit in the hierarchy: display controller -> HMI bridge IC -> video interface -> integrated circuit -> semiconductor. They offload graphics rendering, widget management, and touch scanning from the host MCU, replacing discrete display driver ICs, touch controllers, and audio DACs with a unified graphics pipeline. Key features include a hardware-accelerated graphics engine with built-in widgets (buttons, sliders, gauges, clocks, dials), up to 51MHz SPI clock for fast image transfer, integrated resistive touch scanning controller with built-in ADC, I2S audio engine output for audio playback, and 8-bit or 16-bit 8080/6800 parallel plus 4-wire SPI/QSPI host interface options. The part supports up to 800x600 with display over in RGB mode and includes backlight PWM output for direct LCD backlight control. Architecturally, the FT812Q-R pairs an embedded graphics accelerator with dual-ported display memory (1MB internal SRAM), reducing host MCU MIPS load to 5-10% of equivalent software-only rendering. The device is pin-compatible with the FT810/FT811 family, simplifying upgrades for designs that need higher resolution or audio support. Typical applications include industrial HMI panels, smart home control displays, medical device touchscreens, point-of-sale (POS) terminals, and automotive infotainment entry-level displays. Designers choose the FT812Q-R over FPGA- or MCU-based solutions when they need to minimize host MCU MIPS load, BOM cost, and PCB area while adding polished graphics. Design tip: ensure SPI traces are length-matched and the exposed thermal pad is soldered to a sufficient copper pour (at least 25 sq mm) for thermal performance; insufficient ground cooling can trigger internal thermal foldback at high operating temperatures. This page synthesizes distributor pricing, drop-in alternatives, and practical design notes not found in the manufacturer datasheet.
MAX7456EUI+T - Monochrome OSD Generator with EEPROM, 28-TSSOP-EP | Analog Devices
The Analog Devices (formerly Maxim Integrated) MAX7456EUI+T is a single-channel monochrome on-screen display (OSD) generator integrated circuit that combines a 256-character font ROM, non-volatile character memory (NVRAM), video sync separator, video driver, and SPI-compatible serial interface in a single 28-pin TSSOP-EP package. Designed for NTSC and PAL video systems, the MAX7456EUI+T displays up to 256 user-programmable 12x18-pixel characters at row 1 (top of frame), row 14 (middle), or row 26 (bottom), and integrates a video output driver that delivers a 2 Vp-p composite signal directly into a 75 ohm terminated load. An OSD (on-screen display) generator is a specialized mixed-signal IC that overlays text, graphics, and icons onto a composite video stream in applications where a graphical overlay is required without a full graphics controller. The MAX7456EUI+T belongs to the video processing IC family within the broader signal-chain and display-driver semiconductor hierarchy. It serves markets requiring character-based overlays in security camera menus, drone telemetry, industrial HMI, and consumer VCR/DVD equipment, eliminating the need for external video drivers, sync separators, switches, and EEPROM storage. This integration lowers system BOM cost, PCB area, and design risk. Key differentiating features include on-chip 256-character NVRAM (no external EEPROM required), built-in video output buffer (saves an op-amp), integrated sync separator for composite video or separate sync input, SPI serial control interface (compatible with 3.3 V and 5 V microcontrollers), and 2 Vp-p output drive into 75 ohm. The device operates from a single 5 V analog supply with a separate 3.3 V digital supply, supports 256 user-programmable characters, and provides automatic NTSC/PAL detection with 9.6 kB/s maximum character upload rate. Architecturally, the MAX7456EUI+T combines an analog video path (sync separator, clamp, video DAC, output buffer) with a digital control section (character memory, font ROM, address registers, SPI slave). The on-chip NVRAM uses Maxim's Zener-based non-volatile memory technology, which the manufacturer notes has a limited write endurance (specified in the datasheet). Designers should treat the NVRAM as configuration storage, not as a high-cycle-count working buffer. Typical applications include closed-circuit television (CCTV) and IP camera menu overlays, FPV drone OSD for telemetry and flight data, industrial machine vision HMI, set-top box user interface overlays, consumer VCR/DVD on-screen menus, and avionics or marine instrumentation display overlays. The MAX7456EUI+T suits any video-based system that needs non-volatile, persistent on-screen information without a full graphics processor. When designing with this device, verify NVRAM write endurance against expected menu-update frequency, and provide adequate decoupling on both the analog 5 V (VDD) and digital 3.3 V (VDD_DIG) rails to suppress switching noise coupling into the analog video output. Designers should also confirm the upstream video source provides proper sync polarity, as the MAX7456EUI+T expects NTSC/PAL standard composite video or separate HSync/VSync inputs. This page synthesizes distributor pricing, lifecycle status, and cross-reference guidance for the MAX7456EUI+T, including identification of the third-party AT7456E clone marketed as a drop-in substitute on certain distributor channels, and engineering considerations for transitioning away from this obsolete part.
SI21662-B22-GMR - Dual DVB-S/S2 Satellite TV Demodulator | Skyworks
The Skyworks SI21662-B22-GMR is a dual-channel DVB-S, DVB-S2 and DSS satellite TV digital demodulator integrated into a single 68-pin QFN (8x8 mm) package. Each of the two independent demodulator cores supports QPSK, 8PSK, 16APSK and 32APSK modulation, with symbol rates up to 45 Msps for legacy DVB-S and up to 30 Msps for DVB-S2. The device is intended for satellite set-top box, PVR, and TV front-end designs that must tune two transponders simultaneously for picture-in-picture or dual-record functionality. Host communication is via a standard I2C serial interface (TBC specific address) operating from a single 3.3 V supply, and the part is delivered on 2500-piece tape and reel in the GMR (Pb-free matte-tin, RoHS compliant) finish. A satellite demodulator is a category of baseband signal-processing IC that converts the digitized IF output from a tuner into MPEG transport streams (or LVDS / parallel TS to an external host decoder). It belongs to the broader hypernym hierarchy: demodulator -> tuner/demodulator can -> receiver subsystem -> digital TV front-end -> consumer video SoC ecosystem. Modern DVB-S2 systems additionally apply LDPC forward-error-correction, so an Si2166x family device must pair with a low-noise PLL that meets the phase-noise mask demanded by 32APSK constellations. Key features include dual independent DVB-S/DVB-S2/DSS demodulation channels, 32APSK and 16APSK support for high-efficiency DVB-S2 transponders, integrated LDPC and BCH FEC engines, DiSEqC 1.x and 2.x interface support, and a flexible TS output interface with serial, parallel and LVDS options. An on-chip programmable clock recovery synthesizer removes the need for an external VCXO in most designs, reducing BOM cost. The 68-QFN (8x8 mm) exposed-pad package supports a thermal resistance (theta_JA) suitable for the typical 0.6 W power dissipation of the device under full dual-channel load. The SI21662-B22-GMR uses Skyworks' proprietary dual demodulator core architecture that shares the analog AGC loop and host interface between channels. Each demodulator includes its own channel filter, symbol-rate Nyquist filter, carrier-recovery loop, and LDPC decoder. The device is implemented in a standard CMOS process and supports both legacy DVB-S (QPSK) and the second-generation DVB-S2 standard with multi-level APSK constellations, giving receiver manufacturers a single silicon platform for legacy SD, HD, and UHD satellite transponder decoding. Typical applications include dual-tuner satellite set-top boxes, hybrid satellite/terrestrial DVRs, professional satellite receiver cards, and television sets with built-in DVB-S2 tuners. The dual-channel architecture is particularly suited to watch-and-record scenarios where one tuner is dedicated to a live channel while the second records a different transponder simultaneously. The integrated DiSEqC interface also makes the part a natural fit for multi-LNB dish installations such as motorised DiSEqC 1.2 / 2.x setups. When designing with the SI21662-B22-GMR, provide a clean 3.3 V regulated analog rail (LDO) and short, impedance-controlled IF traces from the tuner output, because the demodulator's symbol-timing recovery is sensitive to phase noise on both the IF and the reference clock. Use a 100 nF decoupling capacitor on every VDD pin and a single 10 uF bulk capacitor on the 3V3 supply pin. This page synthesizes distributor pricing, drop-in Si2166x family alternatives, pinout guidance, and design notes that go beyond what the manufacturer datasheet alone provides for the SI21662-B22-GMR.
TDA19989BET/C1,518 - HDMI 1.4 Transmitter 150MHz | NXP
The NXP Semiconductors TDA19989BET/C1,518 is a 150 MHz pixel-rate HDMI 1.4 transmitter IC with integrated HDCP 1.3 copy protection, CEC support, and an I2C control interface, housed in a 64-TFBGA (4.5 x 4.5 mm) ball grid array package. An HDMI transmitter IC is a digital video interface device that encodes parallel video pixel data into TMDS (Transition Minimized Differential Signaling) serial streams for transmission over HDMI or DVI links. Within the system hierarchy, it sits in the video signal chain between a graphics source such as a SoC, microcontroller, or video processor and the HDMI physical connector, converting ITU656/parallel RGB video input into a standards-compliant high-definition multimedia output. Key features of the TDA19989BET/C1,518 include support for up to 150 MHz pixel clock rates (enabling 1080p60 resolution), compliance with HDMI v1.3a and HDMI 1.4 specifications, HDCP 1.3 content protection for encrypted media streams, and compatibility with CEA-861B, DVI 1.0, and ITU656 video standards. The device provides three 8-bit video input paths and is fully controlled through a standard I2C serial interface, allowing a host processor to configure resolution, color depth, and HDCP sessions. Technically, the transmitter integrates TMDS clock and data serialization, audio embedding over HDMI, InfoFrame generation, and CEC (Consumer Electronics Control) messaging, reducing external component count in set-top box and AV receiver designs. The 64-TFBGA (4.5 x 4.5 mm) surface-mount package suits space-constrained consumer video boards while supporting the high-speed differential routing required for TMDS signals. Typical applications include set-top boxes, AV receivers, digital televisions, and HDMI-enabled embedded graphics boards. The 150 MHz pixel rate covers all standard 1080p video formats and their associated embedded audio streams. Design consideration: HDCP 1.3 operation requires careful I2C firmware handling and licensed HDCP keys; TMDS output pairs demand controlled-impedance PCB routing with matched lengths to maintain signal integrity at 150 MHz pixel rates. Note: this part is listed as Obsolete by supplier datasheet databases (Part Status: Obsolete); it remains procurable through surplus and broker channels. This page synthesizes distributor availability, specification data, family alternatives, and design guidance not found on any single distributor page.