Интегральные схемы

Подкатегории

📁 АЦП/ЦАП 3.100+ товаров 📁 Микросхемы усилителей 1.700+ товаров 📁 Аудиокодеки 18 товаров 📁 Аудио ИС 2 товаров 📁 Тактирование и синхронизация 640+ товаров 📁 Comparator ICs 1 товаров 📁 DSP 1.100+ товаров 📁 ИС сбора данных 2 товаров 📁 Цифровые потенциометры 4 товаров 📁 Драйверы и контроллеры дисплеев 1 товаров 📁 FPGA и CPLD 7.100+ товаров 📁 Интерфейсные ИС 3.100+ товаров 📁 Драйверы светодиодов 1 товаров 📁 Логические микросхемы 450+ товаров 📁 Микросхемы памяти 870+ товаров 📁 Микроконтроллеры 20.000+ товаров 📁 Микропроцессоры 4 товаров 📁 Драйверы двигателей 1 товаров 📁 Прочее 1 товаров 📁 Sensor and Detector Interfaces 1 товаров 📁 Специализированные ИС 15 товаров 📁 Видео ИС 13 товаров

Товары (38.000+)

XC9536-5CS48C - 36-Macrocell 5 ns CPLD | AMD Xilinx
XC9536-5CS48C

XC9536-5CS48C - 36-Macrocell 5 ns CPLD | AMD Xilinx

The AMD Xilinx XC9536-5CS48C is an in-system programmable complex programmable logic device with 36 macrocells, a 5.0 ns maximum propagation delay, and a commercial temperature grade. It is packaged in a 48-terminal square FBGA surface-mount package. The supplied product data identifies 800 gates, two logic elements or blocks, and an internal supply range of 4.75 V to 5.25 V. Its principal role is compact glue logic, control, decoding, interface adaptation, and other fixed-logic functions where reprogrammable nonvolatile configuration and deterministic propagation delay are useful. A CPLD is a user-programmable digital semiconductor positioned between fixed gate arrays and larger FPGAs. Its configurable macrocells and interconnect let engineers implement Boolean equations, counters, state machines, address decoding, and control logic, then retain or update the configuration in circuit. The XC9536 family belongs to the programmable-logic hierarchy that includes PLDs, complex PLDs, FPGAs, and programmable-logic semiconductors. The most important verified features are the 36 macrocells, 800 gates, 5.0 ns maximum tPD, 4.75 V to 5.25 V internal supply range, in-system programmability, and minimum 10,000 program or erase cycles. The CS48C ordering information denotes a commercial-temperature, 48-ball FBGA configuration. These characteristics make the part relevant to legacy control boards, industrial automation, communication peripherals, test equipment, and compact embedded systems where a small CPLD provides more flexibility than hardwired gates. Architecturally, the device combines programmable logic and routing resources on one integrated circuit. The reported maximum propagation delay of 5.0 ns provides a timing figure for design budgeting, but complete design timing also depends on the selected path, external loading, supply voltage, and device configuration. Designers should therefore use the manufacturer timing data and compile each design rather than treating the headline delay as a universal system latency. Typical uses include legacy bus decoding, programmable interface glue, control-logic consolidation, and in-system update of constants or logic functions. The 48-ball FBGA is appropriate for multilayer PCB layouts, but its fine-pitch balls require careful escape routing, assembly capability, and thermal consideration. The commercial grade may not be suitable where extended-temperature or automotive qualification is required; those constraints should be verified before release. The main design consideration is migration risk. CPLD configuration files, pin constraints, and JTAG programming arrangements are toolchain-sensitive, so engineers should preserve the original project, verify the exact package ball map, and test production programming. This page synthesizes the verified distributor specifications, package information, programming constraints, and practical design guidance rather than repeating a raw catalog listing. Distributor pricing and stock were not supplied as numeric values, so purchase quantities must be confirmed with the listed authorized distributors as of 2026-10-23. The verified data identifies DigiKey, Mouser, Octopart, and AMD/Xilinx listings, but does not provide a fixed unit-price ladder.

Запрос цены Контакты
XC9536-5PC44C - 36-Macrocell 5 ns CPLD | AMD/Xilinx
XC9536-5PC44C

XC9536-5PC44C - 36-Macrocell 5 ns CPLD | AMD/Xilinx

The AMD/Xilinx XC9536-5PC44C is a 36-macrocell in-system-programmable CPLD with a 5 ns maximum pin-to-pin logic delay, up to 34 user I/O pins, and a 44-terminal J-lead QCCJ package. It uses 5 V Fast FLASH technology and provides 800 usable gates for general-purpose logic integration. Its internal supply-voltage range is 4.75 V to 5.25 V, and its specified counter frequency reaches 100 MHz. A CPLD is a programmable-logic device that combines macrocell-based logic with nonvolatile configuration memory. In the hierarchy, the XC9500 belongs to complex programmable logic devices, which sit between basic programmable logic devices and larger FPGAs. Its principal role is to consolidate control logic, interface logic, state machines, and fixed-function glue logic into one programmable device while retaining the device after power is removed. The XC9500 architecture described in the retrieved documentation contains two 36V18 function blocks. Key benefits include 5 ns pin-to-pin logic delays, 36 macrocells, 800 usable gates, 34 user I/O pins, and in-system programming with a minimum endurance of 10,000 program/erase cycles. It also supports parallel programming of multiple XC9500 devices, which can shorten production programming or system configuration workflows. The verified product information identifies the XC9536 as a commercial-temperature part in a square QCCJ package with J-bend terminals. Electrical limits include maximum DC undershoot below ground of either 0.5 V or 10 mA, whichever is easier to achieve. During transitions, pins may undershoot to -2.0 V or overshoot to +7.0 V for less than 10 ns when forcing current is limited to 200 mA; external I/O voltage must not exceed VCCINT by more than 4.0 V. Typical uses include industrial control, test equipment, legacy peripheral emulation, bus-interface control, and compact embedded-control logic. The 5 ns speed grade can suit deterministic control paths when system timing and I/O loading are verified, while the nonvolatile in-system programming architecture simplifies field updates and eliminates separate configuration loading after power-off. Designers should preserve the specified 5 V supply tolerance and observe the stated I/O overshoot, undershoot, and external-voltage limits. PCB layout must account for the 44 J-bend terminals, programming signals, supply decoupling, and available I/O resources. Because a CPLD pin assignment and timing design depend on the selected architecture, users should verify the complete pinout and programming requirements in the manufacturer datasheet before layout release.

Запрос цены Контакты
XC9536-5VQ44C - 36-Macrocell 5 ns CPLD | AMD | VQFP-44
XC9536-5VQ44C

XC9536-5VQ44C - 36-Macrocell 5 ns CPLD | AMD | VQFP-44

The AMD XC9536-5VQ44C is a 36-macrocell complex programmable logic device with 34 I/O pins, a 5 ns pin-to-pin logic delay, and a 44-pin VQFP package. It is designed for general-purpose logic integration and supports in-system programming with at least 10,000 program/erase cycles. The device uses Advanced CMOS 5V FastFLASH technology and can support parallel programming of multiple XC9500 devices. A CPLD, or complex programmable logic device, is a programmable logic device organized into interconnected macrocells and programmable interconnect resources. In the broader semiconductor hierarchy, a CPLD sits between basic programmable logic devices and FPGAs: it provides deterministic timing, nonvolatile configuration, and a relatively compact architecture for consolidating glue logic, control functions, state machines, and interface conditioning. The XC9536 family offers 800 usable gates, 36 macrocells, and an fCNT specification of 125 MHz according to the manufacturer datasheet material supplied for this part. Key features include 5 ns pin-to-pin logic delays on all pins, 34 I/O pins, and in-system programmability for at least 10,000 program/erase cycles. Its nonvolatile FastFLASH configuration supports repeatable field updates without relying on an external configuration memory. The XC9536 is useful when a design requires more deterministic structure than a small single-chip PLD while remaining less complex than an FPGA implementation. The two function-block architecture provides 36 macrocells and 800 usable gates, with programmable interconnect supporting general-purpose logic integration. Its 125 MHz fCNT value makes the device suitable for control logic, interface adaptation, address decoding, and low-to-moderate-speed digital state-machine designs. Exact I/O standards, current limits, and recommended operating conditions should be confirmed in the complete manufacturer datasheet before production release. Typical applications include industrial control logic, legacy peripheral emulation, data-acquisition interface conditioning, and programmable test fixtures. Because the device is a nonvolatile 5 V CPLD, it is particularly useful where power-up behavior, deterministic propagation delay, and in-system reconfiguration matter more than the very high logic density of an FPGA. When laying out the PCB, preserve the manufacturer's recommended power and ground distribution, place programming interface access for production and field updates, and validate every connected I/O against the device's absolute maximum and recommended conditions. The supplied material indicates that this variant contains lead and is RoHS non-compliant, so it may not suit new designs subject to restricted-substance requirements. This page consolidates the supplied manufacturer and distributor information, identifies strict same-package drop-in candidates, and adds engineering-focused comparison and design guidance that is not normally presented together on a distributor listing.

Запрос цены Контакты
XC9536-5VQG44C - 36-Macrocell 5 ns CPLD | Xilinx | 44-VQFP
XC9536-5VQG44C

XC9536-5VQG44C - 36-Macrocell 5 ns CPLD | Xilinx | 44-VQFP

The Xilinx XC9536-5VQG44C is a 36-macrocell in-system programmable CPLD with 800 usable gates, a 5 ns maximum propagation delay, and a 44-pin VQFP package. It is designed for general-purpose logic integration where fast programmable control, compact PCB area, and nonvolatile configuration are useful. The device operates from a 4.75 V to 5.25 V internal supply range and provides 34 I/O pins according to the manufacturer product information. A CPLD, or complex programmable logic device, is a programmable-logic semiconductor that sits between simple programmable logic arrays and more complex FPGAs. The XC9500 family combines macrocell-based logic with in-system programming, allowing a board to be configured or reconfigured after assembly. Its 44-pin VQFP footprint is intended for surface-mount industrial, telecommunications, consumer, and embedded control designs. The XC9536-5VQG44C uses 36 macrocells organized around two 36V18 function blocks. The XC9536 family provides 800 usable gates and supports advanced in-system programming and test functions. The -5 speed designation corresponds to a maximum propagation delay of 5 ns, making the device suitable for moderate-speed control logic, interface adaptation, state-machine implementation, and glue logic. The device uses CMOS technology and supports a 4.75 V to 5.25 V internal supply range. Its 34 I/O pins provide connectivity for external logic, while dedicated programming and control functions support configuration and test workflows. The VQFP package is a square, gull-wing surface-mount format with 44 terminals, offering a practical alternative to larger PLCC packages while remaining compatible with conventional PCB assembly processes. Typical applications include industrial control systems, telecommunications equipment, consumer electronics, peripheral-interface logic, and embedded control. Because the XC9536 is an in-system programmable CPLD, it can also be useful in designs where the logic configuration is stored in the device and loaded without removing it from the circuit board. When designing a replacement or migration around this part, verify the exact speed grade, package, temperature grade, I/O voltage expectations, and pin configuration. The XC9536XL family may offer a related upgrade path, while slower or faster speed grades can change timing margins even when the physical package is unchanged. Use the manufacturer datasheet pin-description table and programming documentation when assigning PCB tracks and configuring the CPLD. This page summarizes the device’s programmable-logic characteristics, package details, application fit, and practical migration considerations to help engineers evaluate the XC9536-5VQG44C for existing and new designs.

Запрос цены Контакты
XC9536-6PC44C - 36-Macrocell 6ns CPLD | AMD | PLCC
XC9536-6PC44C

XC9536-6PC44C - 36-Macrocell 6ns CPLD | AMD | PLCC

The AMD XC9536-6PC44C is a high-performance 5 V in-system programmable CPLD with 36 macrocells, 800 usable gates, and a 6 ns speed grade, housed in a 44-pin J-lead PLCC package. It is based on two 36V18 function blocks and supports advanced in-system programming and test capabilities for general-purpose logic integration. The device is identified by the DigiKey manufacturer listing as AMD and by legacy distribution records as Xilinx, reflecting the AMD acquisition of the original programmable-logic product line. A CPLD is a complex programmable logic device: a programmable-logic device made from interconnected macrocells and programmable interconnect resources. In the hierarchy, the XC9536 is a CPLD, a programmable logic device, a programmable-logic semiconductor, and ultimately an integrated circuit. Its nonvolatile architecture allows the programmed logic configuration to be retained, making it suitable for logic consolidation, control, address decoding, glue logic, and interface adaptation. Key features include 36 macrocells, 800 usable gates, a nominal 6 ns pin-to-pin propagation-delay class, and operation from the XC9500 5 V family. The function-block organization supports designs requiring substantially more logic than a small discrete-programmable logic device while avoiding the resource complexity of a large FPGA. The device also supports parallel programming of multiple XC9500 devices, enabling efficient board-level manufacturing and configuration workflows. The 44-terminal commercial package uses J-lead terminals and a square PLCC body identified as package code QCCJ in distributor records. Its 36V18 function-block structure provides 36 macrocells with up to 18 product-term-related resources per block as described for the XC9536 family. Programming and test features allow designers to verify and configure the device in system, reducing the need for separate programming connectors or dedicated fixture steps in suitable production architectures. Typical applications include industrial control and automation, legacy peripheral emulation, bus-interface bridging, address decoding, sequence generation, signal conditioning, and board-level glue logic. The XC9536-6PC44C is particularly appropriate when a design requires deterministic 6 ns-class logic performance, nonvolatile configuration, and a compact 44-pin PLCC footprint. Designers should treat the -6 suffix as the selected speed grade and verify timing against the exact worst-case conditions required by the system. PCB layout should reserve the programming interface, maintain appropriate supply decoupling, and preserve the manufacturer's recommended PLCC footprint and thermal design. The verified material does not provide a current manufacturer product URL, detailed electrical limits, or a complete verified pinout, so those items remain marked as data needed rather than being inferred.

Запрос цены Контакты
XC9536-6VQ44C - 36-Macrocell 5 ns CPLD | AMD | TQFP-44
XC9536-6VQ44C

XC9536-6VQ44C - 36-Macrocell 5 ns CPLD | AMD | TQFP-44

The AMD XC9536-6VQ44C is an in-system-programmable complex programmable logic device (CPLD) built with 0.5 µm Advanced CMOS 5V FastFLASH technology. It provides 36 macrocells, 800 usable gates, 34 user I/O, 5 ns pin-to-pin logic delays, and a 44-pin TQFP package. The -6 suffix denotes a 6 ns speed grade, while the final C identifies the commercial temperature grade. A CPLD is a user-programmable digital logic device that combines macrocell-based logic resources with electrically erasable nonvolatile configuration memory. It occupies the hierarchy between simple fixed-function gates and larger FPGAs. The XC9500 family is suited to general-purpose logic integration where deterministic timing, in-system programming, parallel programming of multiple devices, and compact 5 V implementation simplify board-level design. Key features include 36 macrocells, 800 usable gates, 34 I/O pins, 5 ns pin-to-pin logic delays, and 100 MHz maximum operating frequency as listed in the retrieved product data. In-system programmability supports a minimum of 10,000 program and erase cycles. Multiple XC9500 devices can be programmed in parallel, which is useful for replicated or coordinated logic sections. The family also provides advanced in-system test capabilities. The XC9536 architecture consists of two 36V18 function blocks, providing 800 usable gates and 5 ns propagation delays according to the family datasheet excerpt. Commercial-grade identification supports general industrial, instrumentation, control, interface, and legacy system designs, but the retrieved specification states that this exact order contains lead and is RoHS non-compliant. Those constraints require review before use in new lead-free procurement programs. Typical uses include industrial control logic, legacy peripheral emulation, instrumentation signal routing, board-level glue logic, and compact control systems. The 44-pin TQFP is easy to inspect and solder but is larger and has more leads than modern fine-pitch packages. System designers should account for its 5 V supply requirements, non-RoHS status, and the need to verify every unused pin and programming interface against the manufacturer datasheet. For drop-in alternatives, speed-, temperature-, and package-suffix variants in the XC9536 family must be checked against the required I/O, timing, and qualification criteria. A lower speed grade is not automatically a drop-in substitute for timing-critical designs. This page combines verified specifications, sourcing information, engineering guidance, and clearly marked data gaps rather than presenting undocumented values as guaranteed facts.

Запрос цены Контакты
XC9536-7CS48C - 36-Macro 7.5ns CPLD | AMD Xilinx
XC9536-7CS48C

XC9536-7CS48C - 36-Macro 7.5ns CPLD | AMD Xilinx

The AMD Xilinx XC9536-7CS48C is a 36-macro complex programmable logic device with a 7.5 ns speed grade, supplied in a 48-ball CSPBGA package. It provides nonvolatile, in-system programmable logic for consolidating discrete glue logic into a compact configurable device. The commercial temperature grade and 48 terminals make this part suitable for compact control, interface, and system-support logic in industrial equipment. A CPLD is a programmable logic device organized around a structured logic array. Unlike a mask-programmed fixed-function IC, a CPLD retains its configuration in nonvolatile memory, allowing the same board design to support different logic configurations. In the broader semiconductor hierarchy, XC9536-7CS48C belongs to the CPLD family, which complements FPGA and microcontroller solutions in programmable logic design. Verified distributor listings identify the device as a 36-macro CPLD with 7.5 ns timing and a 48-CSP FBGA-style package. The -7 suffix denotes the 7.5 ns speed grade, while CS48 identifies the commercial, 48-ball CSPBGA configuration. Its principal engineering value is PCB consolidation: one configurable device can replace multiple AND, OR, counter, decode, and interface components while preserving deterministic hardware timing. The CPLD architecture supports designs requiring deterministic combinational and sequential logic, such as bus arbitration, control sequencing, data routing, latch functions, and peripheral interfacing. Because the architecture differs from an FPGA, designers should evaluate macro count, I/O availability, timing requirements, pin constraints, and programming-tool compatibility before assigning signals. Typical applications include industrial automation controllers, communication interface logic, test and measurement systems, embedded control modules, legacy peripheral expansion, and general-purpose glue-logic consolidation. The commercial-grade package is useful where compact placement, nonvolatile configuration, and fast programmable logic are priorities. A critical design step is to obtain the manufacturer datasheet and pinout before layout because the 48-ball package uses a nonstandard compact BGA footprint. Validate ball assignments, supply rails, decoupling, programming access, signal integrity, and unused balls against the exact device documentation. This page combines verified catalog data with practical selection and sourcing guidance, while explicitly identifying parameters that require datasheet confirmation.

Запрос цены Контакты
XC9536-7PC44C - 36-Macrocell 5V CPLD | AMD | PLCC-44
XC9536-7PC44C

XC9536-7PC44C - 36-Macrocell 5V CPLD | AMD | PLCC-44

The AMD XC9536-7PC44C is an XC9500-series complex programmable logic device (CPLD) with 36 macrocells, 34 user I/O, a nominal 5 V supply, and a 44-pin PLCC package. It provides 800 usable gates and a stated maximum clock frequency of 83.3 MHz, making it suitable for compact glue-logic, control, interface, and legacy system-integration designs. The -7 speed grade is associated with 5 ns pin-to-pin logic delays according to the available product documentation. A CPLD is a programmable logic device that combines a relatively small number of macrocells with a programmable interconnect. This places it between fixed-function logic and more complex FPGA architectures: the XC9500 family provides in-system programmability, predictable routing, and simple logic implementation for designs that do not require the capacity or routing flexibility of an FPGA. The XC9536-7PC44C also supports in-system programming with at least 10,000 program/erase cycles. Key features include 36 macrocells, 34 I/O pins, 800 usable gates, 5 ns pin-to-pin logic delays, a 5 V operating supply, and a commercial temperature range from 0°C to 70°C. Its FastFLASH technology and support for parallel programming of multiple XC9500 devices can simplify production programming and board-level configuration workflows. The device uses Advanced CMOS 0.5 μm technology according to the supplied search records. The 44-pin J-lead PLCC package is a surface-mount package with gull-wing terminals and a square body. Compared with larger PLCC devices, the 44-pin variant balances 34 available I/O against board area. The exact pin names, voltage ratings, and programming interface details should be confirmed in the manufacturer datasheet before layout or firmware release, because those fields were not supplied in the verified data. Typical applications include industrial control and automation, legacy peripheral interfacing, display and keyboard logic, communication-interface glue logic, and embedded system control. The 36-macrocell capacity is particularly useful for consolidating address decoding, latch logic, state-machine functions, and programmable I/O buffering into one nonvolatile programmable device. For new designs, engineers should also evaluate current FPGA or CPLD options when broader logic capacity, modern I/O standards, or long-term supply guarantees are required. The main design consideration is voltage compatibility. The XC9536-7PC44C is a 5 V device and is identified as RoHS non-compliant in the supplied specification record, so system-level compliance and sourcing must be reviewed before use in regulated new products. Its availability and commercial status should also be checked at purchase time because distributor listings may include legacy inventory. This page consolidates the verified technical values, source links, package information, pricing placeholders, drop-in alternatives, and design guidance for engineers evaluating the XC9536-7PC44C. Because exact pricing, current stock, pin-level details, and a manufacturer-hosted datasheet PDF were not included in the verified data, missing fields are explicitly marked rather than estimated.

Запрос цены Контакты
XC9536-7PC44I - 36-Cell 5V Fast FLASH CPLD | Xilinx
XC9536-7PC44I

XC9536-7PC44I - 36-Cell 5V Fast FLASH CPLD | Xilinx

The Xilinx XC9536-7PC44I is a 36-macrocell, 800-gate complex programmable logic device in a 44-pin PLCC package, designed for 5 V industrial control logic. It combines Advanced CMOS 5V Fast FLASH technology with a 7.5 ns maximum propagation delay and up to 34 I/O pins. The device supports parallel programming of multiple XC9500 devices, providing an efficient path to consolidating repetitive glue logic in industrial, communications, and legacy control systems. A CPLD, or complex programmable logic device, is a user-programmable digital integrated circuit that combines a structured logic array with nonvolatile configuration memory. Within the programmable-logic hierarchy, the XC9536 belongs to the XC9500 5 V CPLD family: a configurable-logic device within the broader FPGA and CPLD category of programmable semiconductors. Its nonvolatile FLASH configuration allows the implemented logic to remain after power is removed, eliminating separate program-memory implementation. Key features include 36 macrocells, two logic array blocks, approximately 800 programmable gates, and up to 34 I/O pins. The verified product information identifies 7.5 ns as the maximum propagation delay, while the family description reports 5 ns pin-to-pin logic delays on all pins and fCNT operation up to 125 MHz. The -7 speed designation, industrial temperature grade, and 5 V operating supply place the component in the performance and environmental class represented by XC9536-7PC44I. The 44-pin PLCC package supports through-hole board assembly and socket-based prototyping. Partstack identifies package code QCCJ, square package shape, 44 terminals, and industrial temperature grading. The verified lifecycle listing identifies the device as obsolete, so new designs should assess current platform availability and consider a redesign when long-term production support is required. Typical applications include industrial control interfaces, legacy bus and address decoding, alarm and sequencing logic, peripheral glue logic, and communication-control subsystems. The nonvolatile configuration and deterministic propagation performance are useful where control logic must restart without a separate programming cycle. When replacing this part, verify the pinout, macrocell count, supply voltage, I/O standards, timing margin, and programming file compatibility. The package identifier alone does not establish equivalence between PLCC and PQFP variants. For new 5 V designs, verify whether the obsolete XC9500 architecture remains the correct long-term choice or whether a current CPLD/FPGA platform offers better lifecycle support. This page consolidates verified distributor specifications, cross-reference candidates, lifecycle information, and package guidance to support sourcing and engineering evaluation of the XC9536-7PC44I.

Запрос цены Контакты
XC9536-7VQ44I - 36-Macrocell 5V CPLD | AMD
XC9536-7VQ44I

XC9536-7VQ44I - 36-Macrocell 5V CPLD | AMD

The AMD XC9536-7VQ44I is an obsolete, in-system-programmable complex programmable logic device (CPLD) built with Advanced CMOS 5V Fast FLASH technology. It provides 36 macrocells, approximately 800 usable logic gates, 34 user I/O pins, and a 44-pin TQFP package in an industrial temperature grade. The device belongs to the XC9500 5 V CPLD family and supports parallel programming of multiple XC9500 devices. According to the available XC9536 family specifications, its maximum pin-to-pin delay is 7.5 ns and its internal supply range is 4.5 V to 5.5 V. A CPLD is a programmable-logic semiconductor that combines macrocell-based combinational and sequential logic with a permanently programmed or reprogrammable interconnect. The CPLD hierarchy can be described as XC9500 CPLD family, complex programmable logic device, programmable-logic device, programmable-logic IC, and semiconductor. Unlike an FPGA, the XC9500 architecture provides a comparatively regular macrocell structure and nonvolatile Fast FLASH configuration, allowing the same PCB design to be reprogrammed during development without using a separate configuration memory device. Key features of the XC9536-7VQ44I include 36 macrocells, 34 user I/O pins, in-system programmability with a stated endurance of at least 10,000 program or erase cycles, and support for parallel programming of multiple devices. Its 7.5 ns speed designation differentiates it from slower XC9536-5 and XC9536-6 members. The industrial-grade ordering code also distinguishes it from commercial-temperature XC9536 variants ending in C, making temperature requirements an important selection constraint. The device is suitable for compact control logic, data routing, interface bridging, and fixed-format signal-processing functions that require deterministic programmable behavior and nonvolatile configuration. Its 5 V supply and 34 I/O pins make it relevant to legacy industrial, communications, and embedded-control equipment where modern FPGA migration would add unnecessary complexity. Designers should account for the device's obsolete lifecycle status before committing it to a new production design. Programming requires a compatible device programmer and the appropriate Xilinx or AMD programming cable, while the 5 V-powered system must meet the family’s input and output voltage constraints. Decoupling and layout should follow the datasheet guidance for the 44-pin TQFP footprint. Because this device is obsolete, inventory availability is likely limited and long-term sourcing should be confirmed directly with authorized distributors. This page consolidates the verified XC9536-7VQ44I specifications, same-package alternatives, pricing status, and design guidance. It distinguishes true TQFP-44 drop-in choices from PLCC-44 parts that require a different footprint, helping engineers make a sourcing decision without treating electrically similar devices as mechanically interchangeable.

Запрос цены Контакты
XC9536XL-5CS48C - 36-Macrocell 5 ns CPLD | AMD
XC9536XL-5CS48C

XC9536XL-5CS48C - 36-Macrocell 5 ns CPLD | AMD

AMD XC9536XL-5CS48C is a high-performance CPLD with 36 macrocells, 36 I/O pins, 800 usable gates, and a 5 ns propagation delay, supplied in a 48-ball CSBGA package. The device operates from a 3.3 V supply and supports in-system programming for at least 10,000 program and erase cycles, making it suitable for compact systems requiring programmable digital logic, nonvolatile configuration storage, and flexible board-level interface control. A complex programmable logic device, or CPLD, belongs to the programmable-logic hierarchy alongside FPGAs. Unlike a microcontroller that executes software instructions, a CPLD implements digital logic directly in a nonvolatile macrocell and interconnect architecture. This gives predictable propagation behavior, retained configuration between power cycles, and straightforward reprogramming. The XC9536XL combines 36 macrocells with 36 available I/O resources in a surface-mount 48-ball package. Key characteristics include a 5 ns nominal propagation delay, 800 usable gates, and a 3.3 V operating supply. The 36 macrocells can implement combinational and registered logic for bus control, address decoding, interface translation, state machines, and peripheral interconnection. In-system programming supports configuration updates without removing the device from the assembled circuit, while the stated minimum of 10,000 program and erase cycles supports applications requiring repeated configuration changes during development or field servicing. The XC9500 architecture uses CMOS programmable logic and a compact macrocell structure intended for moderate-complexity glue logic. With 36 I/O pins, the device provides substantial board-level connectivity without moving to a larger programmable-logic device. Designers should still budget timing margin for the selected 5 ns speed grade and account for package-routing and external-circuit delays when defining system timing requirements. Typical uses include peripheral interface expansion, data-format conversion, control-signal multiplexing, memory-interface decoding, instrumentation control, and industrial control panels. The 48-ball CSBGA package also supports compact designs where connector and component density matter, although BGA assembly requires appropriate PCB land patterns, inspection, and assembly capability. PCB implementation requires careful ball assignment, short supply connections, solid ground-plane continuity, and signal-routing discipline. Configuration pins and programming interface signals should be routed according to the manufacturer pin-description table, while exposed thermal and power-distribution requirements should be followed for the exact CSBGA land pattern. Prototype assembly should also account for the difficulty of inspecting or rework beneath a BGA package. This product page consolidates the XC9536XL-5CS48C electrical characteristics, programmable-logic capabilities, compatible family options, and practical implementation guidance. It supports faster part selection by distinguishing speed-grade changes, package constraints, programming requirements, and the practical trade-offs involved in replacing a compact 36-macrocell CPLD.

Запрос цены Контакты
XC9536XL-5VQ44C - 36-Macrocell 5 ns CPLD | AMD
XC9536XL-5VQ44C

XC9536XL-5VQ44C - 36-Macrocell 5 ns CPLD | AMD

The AMD XC9536XL-5VQ44C is a 36-macrocell CPLD with a 5 ns propagation-delay grade, 800 usable gates, and a 3.3 V supply class in a 44-pin VQFP package. It belongs to the XC9500XL high-performance CPLD family, which combines deterministic combinational and registered logic with in-system programmability and test capabilities. The device is intended for general-purpose logic integration where a compact, nonvolatile programmable-logic implementation is preferable to a larger FPGA. A complex programmable logic device, or CPLD, is a user-programmable semiconductor that stores a logic design in nonvolatile memory. Its internal architecture connects groups of macrocells through a programmable interconnect. CPLDs occupy the hierarchy between simple fixed-function logic and FPGAs: they offer repeatable timing, straightforward configuration, and low power consumption, while offering less parallelism and capacity than a large FPGA. The XC9536XL family combines two 36V18 function blocks and 800 usable gates. The -5 speed designation identifies the 5 ns propagation-delay grade, making this variant appropriate for general-purpose control logic requiring predictable operation. Its 36 macrocells can implement combinational equations, flip-flops, latches, and common bus-oriented control functions. In-system programmability allows a board to be programmed or reprogrammed without removing the device, while enhanced pin locking supports migration within the XC9500XL family and reduces PCB rework risk. The XC9536 architecture is designed for general-purpose programmable logic integration and supports product-level test functions. Because the device is configured from nonvolatile memory, it powers up in its programmed state without requiring an external configuration loader. The 44-pin surface-mount package also provides enough I/O and power connections for control-plane logic, interface adaptation, state machines, and fixed-format data processing. Programming normally uses the established Xilinx/AMD CPLD development flow, with the appropriate device and package settings selected in the project. Typical uses include industrial control and sequencing, instrumentation, communication-interface glue logic, test-equipment control, embedded-system bus decoding, and compact embedded controllers. The device is particularly useful when a design must retain a small package, simple deterministic timing, and repeatable pin assignments while still allowing late design revisions. It can also consolidate several gate-level functions into one programmable component, reducing discrete logic count. For PCB implementation, preserve the package outline, exposed or thermal pad requirements, pin numbering, and power-decoupling layout specified by the AMD datasheet. Confirm the selected programmer, cable, and configuration file support the exact XC9536XL device. Timing-sensitive designs should use the 5 ns grade in worst-case system timing analysis and allow for input-slew, output-load, and output-enable effects rather than relying on the propagation-delay grade alone. This product record combines the AMD DS058 device characteristics with practical package, programming, replacement, and design guidance. It also distinguishes true same-footprint XC9500XL alternatives from broader functional CPLD equivalents whose pinouts and voltage characteristics may require a different PCB design.

Запрос цены Контакты
XC9536XL-7CS48C - 36-Macrocell 3.3V CPLD | AMD Xilinx
XC9536XL-7CS48C

XC9536XL-7CS48C - 36-Macrocell 3.3V CPLD | AMD Xilinx

AMD Xilinx XC9536XL-7CS48C is a 3.3 V complex programmable logic device with 36 macrocells, 36 user I/O pins, approximately 800 usable gates, and a 125 MHz maximum operating frequency in a 48-ball CSBGA package. The suffix identifies a 7 ns speed grade, commercial temperature grade, and the CS48C package configuration. It belongs to the XC9500 family of flash-based CPLDs intended for deterministic logic implementation without an external configuration device. A complex programmable logic device, or CPLD, is a programmable semiconductor that combines multiple logic functions and non-volatile configuration memory into one integrated device. In the product hierarchy, a CPLD is a user-programmable logic device, a form of programmable logic, and a complement to FPGA technology. CPLDs are especially useful for interface logic, control sequencing, glue logic, bus arbitration, and other designs requiring deterministic startup and compact implementation. The XC9536XL provides 54V18 function blocks, a 5 ns pin-to-pin propagation-delay specification, and an in-system programmable architecture supporting at least 10,000 program and erase cycles. Its 3.3 V operating supply is suitable for modern control and interface circuits. The 36 macrocells can be interconnected to implement combinational and registered logic, while 36 I/O pins provide connections to external digital signals. The device uses a 0.35 µm CMOS process and is configured from flash memory, so the programmed logic remains available after power is removed without continuous configuration downloads. Its non-volatile architecture makes it appropriate for industrial controllers, embedded equipment, peripheral interfaces, and legacy platform support where predictable power-up behavior is important. Programming is handled with the AMD/Xilinx device-programming flow for the XC9500 family. Typical applications include industrial control and automation, peripheral interface bridges, embedded system glue logic, data-acquisition equipment, communication-control logic, and compact commercial controller boards. The commercial-grade XC9536XL-7CS48C is most appropriate when the system operates in a commercial temperature environment and does not require an industrial-qualified suffix. PCB design requires careful BGA escape routing, unobstructed access for programming or inspection, and clean power and ground distribution. Because the device is flash-programmable, engineers should verify the intended configuration file, programming algorithm, and board-level power sequence before production. The 48-ball CSBGA land pattern should be compared directly with the manufacturer package drawing rather than inferred from a generic BGA footprint. This product record combines the manufacturer datasheet, package characteristics, device architecture, programming considerations, and same-family drop-in comparisons. It also provides application-specific guidance and identifies practical distinctions among speed-grade, voltage, and temperature options so that engineers can select the correct XC9500-family device without assuming that every related MPN is interchangeable.

Запрос цены Контакты
XC9536XL-7CS48I - 36-Macro-Cell 3.3V CPLD | AMD
XC9536XL-7CS48I

XC9536XL-7CS48I - 36-Macro-Cell 3.3V CPLD | AMD

The AMD XC9536XL-7CS48I is a 3.3 V complex programmable logic device in the XC9500XL family, providing 800 usable gates, 36 macro cells, and a maximum operating frequency of 125 MHz in a 48-pin CSBGA package. The -7 speed grade offers 5 ns propagation delay, making the device suitable for deterministic glue-logic, control, interface, and signal-conditioning implementations. A CPLD, or complex programmable logic device, is a user-programmable semiconductor that combines programmable logic blocks, programmable interconnect, and I/O resources into a compact logic platform. The CPLD category belongs to programmable logic devices and sits below FPGA & CPLD in the broader integrated-circuit hierarchy. Unlike fixed-function logic, a CPLD allows designers to implement multiple digital functions in one device and revise the configuration during development. The XC9536XL uses two 54V18 function blocks and provides 36 macro cells with 800 usable gates. Its 3.3 V operating supply, 125 MHz maximum frequency, and 5 ns propagation delay support high-speed control logic where deterministic response and compact integration are important. The device also uses 0.35 μm CMOS technology and provides 36 I/O resources in its 48-terminal CSBGA package. This architecture is intended for communications and computing systems where compact logic consolidation can reduce component count and board area. Each macro cell supports programmable combinational or registered logic, while the embedded programmable interconnect routes signals among function blocks and I/O pins. This makes the XC9536XL suitable for implementing address decoding, control sequencing, state machines, bus arbitration, data routing, and peripheral-interface logic in a single programmable device. Typical uses include communications equipment, embedded control systems, industrial automation modules, test equipment, and computer peripheral interfaces. A design can place several small gate-level functions into one XC9536XL rather than using separate AND, OR, counter, or latch packages. Because the device is nonvolatile and programmable, logic revisions can also reduce assembly changes when interfaces evolve. The primary design consideration is PCB layout around the 48-pin CSBGA footprint and verification of the pin assignment against the selected CS package variant. Engineers should also confirm the -7 timing grade, industrial-temperature requirement, and 3.3 V interface conditions against the system timing budget. Because a CPLD is not an FPGA, designs requiring large on-chip memories, soft processors, or very high logic density should use an appropriate FPGA architecture instead. This product page combines the AMD XC9536XL device characteristics, package details, and drop-in family options with practical guidance for timing, PCB implementation, and replacement planning. It also distinguishes exact package and temperature-grade changes from speed-grade changes that may require timing revalidation.

Запрос цены Контакты
XC9536XL-7PC44C - 36-Macrocell CPLD, 34 I/O | Xilinx
XC9536XL-7PC44C

XC9536XL-7PC44C - 36-Macrocell CPLD, 34 I/O | Xilinx

The Xilinx XC9536XL-7PC44C is a high-performance, in-system-programmable CPLD with 36 macrocells, 34 user I/O pins, 800 usable gates, and a 44-pin PLCC package designated QCCJ. It operates from 3.3 V, supports at least 10,000 program-and-erase cycles, and is built on 0.35 µm CMOS technology. The -7 speed designation corresponds to a 178.6 MHz device rating, while the C suffix identifies the commercial temperature grade. A complex programmable logic device, or CPLD, is a user-programmable semiconductor that combines a flexible logic architecture with nonvolatile configuration storage. CPLDs occupy the middle ground between simple programmable logic arrays and larger FPGAs. They are commonly used for glue logic, bus decoding, interface adaptation, state machines, address decoding, and control logic that benefits from fast deterministic routing and in-system reconfiguration. The XC9536XL architecture provides 54V18 function blocks, 36 macrocells, and approximately 800 usable gates. Its 34 I/O pins support the integration of multiple control and data signals in a compact device. In-system programmability allows the configuration memory to be updated while the circuit remains operational, making the CPLD useful for field upgrades, production programming, and prototype refinement without replacing the device. The XC9536XL-7PC44C uses 3.3 V CMOS technology and is specified in a 44-pin J-lead PLCC package with a square package code of QCCJ. Its 5 ns propagation-delay value provides deterministic behavior for control logic, while the 178.6 MHz speed rating supports clocked state machines and moderately timed interface functions. The commercial grade and 0.35 µm process place this device in a mature programmable-logic family. Typical applications include industrial control interfaces, peripheral bus decoding, instrumentation logic, embedded-system address translation, data acquisition control, and legacy platform consolidation. The 34-I/O count makes the device especially suitable for designs that need more logic than a small GAL or simple microcontroller output can provide, without requiring a large FPGA. PCB design should preserve the PLCC footprint and route programming and control signals away from high-speed or switching nodes. Use the manufacturer pin description table when assigning tracks, confirm decoupling requirements from DS058, and validate every external interface against the selected I/O standard. Because the device is lead-containing and RoHS non-compliant, its regulatory status must be considered for new commercial and export-sensitive designs. This page combines the device architecture, verified specifications, package details, drop-in alternatives, comparison data, and practical implementation guidance to support design selection, footprint verification, sourcing, and lifecycle-risk assessment.

Запрос цены Контакты
XC9536XL-7VQ44C - 36-Macrocell 3.3V CPLD | Xilinx
XC9536XL-7VQ44C

XC9536XL-7VQ44C - 36-Macrocell 3.3V CPLD | Xilinx

The Xilinx XC9536XL-7VQ44C is a 36-macrocell, in-system programmable complex programmable logic device with 34 I/O pins, a 3 V to 3.6 V supply range, and a 44-pin VQFP package. It provides approximately 800 usable gates and a maximum propagation delay of 7.5 ns, making it suitable for compact interface, control, glue-logic, and legacy platform designs. A complex programmable logic device is a user-programmable semiconductor that combines nonvolatile configuration memory, programmable logic elements, interconnect resources, and general-purpose I/O. Within the broader hierarchy, a CPLD is a programmable logic device and semiconductor, positioned between discrete logic and larger programmable FPGA fabrics. The XC9500XL family is intended for designs requiring deterministic routing and stable logic implementation in moderate logic-density applications. Key device features include 36 macrocells, 34 I/O pins, and approximately 800 usable gates. The device supports in-system programming with at least 10,000 program and erase cycles, allowing logic configuration to be updated without removing it from its circuit board. Its specified operating supply range is 3 V to 3.6 V, while its operating temperature range is -40°C to +85°C. The XC9536XL-7VQ44C uses the FastCONNECT II switch-matrix architecture and contains 54V18 function blocks. According to the XC9536XL manufacturer datasheet, the associated logic implementation provides predictable timing across programmable configurations. These characteristics make the device useful for bus decoding, state-machine control, display and peripheral interfacing, legacy system control, and fixed-function logic that must be reconfigured during manufacturing or field updates. Typical applications include industrial automation, consumer electronics, telecommunications, embedded control panels, and board-level interface consolidation. The 34 available I/O pins provide sufficient connectivity for parallel buses, control signals, status indicators, and communication interfaces. In-System Programmability is particularly useful when production configurations, revision logic, or board test sequences vary between assembled units. When designing around this CPLD, confirm the voltage requirements of every attached I/O device before connecting it to the 3.3 V core. Keep programming access routed for reliable in-system operation, and account for signal conditioning, series resistance, and connector loading on externally exposed pins. The package also contains lead and is identified as RoHS non-compliant, which must be considered for regulated and environmentally restricted production programs. This page consolidates the device specifications, family alternatives, package constraints, and practical implementation guidance engineers need when evaluating the XC9536XL-7VQ44C for an existing 44-pin CPLD design.

Запрос цены Контакты
XC9536XL-7VQ44I - 36-Macrocell 3.3V CPLD | AMD
XC9536XL-7VQ44I

XC9536XL-7VQ44I - 36-Macrocell 3.3V CPLD | AMD

The AMD XC9536XL-7VQ44I is a 3.3 V in-system programmable complex programmable logic device (CPLD) with 36 macrocells, 34 I/O pins, and a 44-pin VQFP package. It provides 7.5 ns-class propagation performance and uses Flash-based configuration memory for in-system programming and boundary-scan support. The XC9500XL family targets high-performance, low-voltage communications and computing systems where low power dissipation and device reliability are important. A CPLD is a programmable logic device that combines reconfigurable logic fabric with nonvolatile configuration memory. Within the product hierarchy, a CPLD is a programmable logic device, which is a type of semiconductor and digital logic IC. Unlike a fixed-function controller, the XC9536XL-7VQ44I can implement multiple digital functions in one device, including state machines, address decoding, interface logic, and control logic. The device provides 36 macrocells and 34 I/O pins in a compact 44-pin VQFP package. Its architecture includes 54V18 function blocks providing 800 usable gates, while the -7 speed designation identifies the device's 7.5 ns propagation-delay class. In-system programming supports configuration over the device's programming interface, and IEEE Std 1149.1 JTAG boundary scan supports inspection and debugging during hardware development. The XC9500XL architecture is intended for low-voltage operation and high-performance logic implementations. Its Flash-based configuration retains the programmed logic when power is removed, eliminating separate configuration-memory components. The I/O structure supports system integration at 3.3 V, with 5 V tolerant I/O capability described for this device family, allowing selected external signals to exceed the nominal core voltage under appropriate operating conditions. Typical applications include communications equipment, computing systems, industrial control, peripheral glue logic, bus-interface decoding, and compact control subsystems. The 36-macrocell capacity is particularly useful for designs requiring several interacting state machines or glue functions without implementing a larger programmable-logic device. Its 44-pin VQFP package also supports conventional board-level assembly and inspection. Designers should confirm pin assignments, voltage tolerances, programming requirements, and timing constraints against the manufacturer datasheet before layout release. Boundary-scan access is useful during bring-up, but production programming should use the documented device algorithm and supported programming hardware. Care is also required when combining 5 V tolerant inputs with 3.3 V outputs because voltage-tolerance conditions are not identical to output drive capability. This page consolidates device specifications, verified source links, engineering alternatives, comparison parameters, and practical design guidance for engineers evaluating the AMD XC9536XL-7VQ44I for compact low-voltage programmable-logic designs.

Запрос цены Контакты
XC9536XL-7VQ64C - 36-Macrocell 3.3V CPLD | AMD
XC9536XL-7VQ64C

XC9536XL-7VQ64C - 36-Macrocell 3.3V CPLD | AMD

AMD XC9536XL-7VQ64C is a 3.3 V complex programmable logic device with 36 macrocells, 36 I/O pins, 800 usable gates, and a 64-pin VQFP package. It is based on two 54V18 function blocks and provides a 7.5 ns propagation delay for the specified -7 speed grade. The device supports in-system programming and IEEE Std 1149.1 JTAG boundary-scan, making it suitable for compact communications, computing, control, and general-purpose logic designs. A CPLD is a programmable logic device that combines a structured array of logic macrocells with electrically erasable configuration memory. It belongs to the programmable-logic hierarchy alongside FPGAs, but typically offers simpler timing behavior, deterministic interconnect, and straightforward in-system reconfiguration. The XC9536XL family is positioned for low-voltage systems requiring moderate logic density and reliable nonvolatile configuration retention. The XC9536XL-7VQ64C provides 36 macrocells and 36 user I/O pins, with two 54V18 function blocks forming the device core. Its 800 usable gates support control logic, interface translation, state machines, data capture, and fixed-format peripheral bridging. In-system programming supports at least 10,000 program or erase cycles, while JTAG boundary-scan assists board-level validation and production test. The device operates from a 3.0 V to 3.6 V supply. Its -7 speed designation corresponds to a 7.5 ns propagation delay, whereas related family documentation also describes a 5 ns delay for other speed grades. The difference must be considered when defining clock and data-path constraints. Because all I/O and configuration signals share the device's 3.3 V domain, board designers should confirm input thresholds, output drive, and external interface levels against the manufacturer pin and timing tables. Typical uses include low-voltage communications interface logic, embedded control sequencing, data-acquisition front ends, peripheral emulation, and general-purpose glue logic. JTAG boundary-scan is particularly valuable in multi-board systems because it supports controlled interconnect testing during manufacturing and diagnostic operations. PCB implementation should preserve the manufacturer's 64-pin VQFP footprint, power and ground connections, decoupling strategy, and programming access. Place the input and output bypass capacitors close to their associated pins and route JTAG and configuration signals away from sensitive analog or high-speed nets. Validate timing at the selected system operating speed rather than relying only on the device's headline propagation delay. This page combines device specifications, family-level drop-in options, application guidance, and design notes to support component selection, PCB compatibility checks, and production sourcing. It also distinguishes verified electrical characteristics from parameters that still require confirmation from the full manufacturer datasheet.

Запрос цены Контакты
XC9536XL-7VQ64I - 36-Macrocell 3.3V CPLD | AMD Xilinx
XC9536XL-7VQ64I

XC9536XL-7VQ64I - 36-Macrocell 3.3V CPLD | AMD Xilinx

The AMD Xilinx XC9536XL-7VQ64I is a 3.3 V in-system programmable CPLD containing 36 macrocells and 36 user I/O pins in a 64-pin VTQFP package. It provides 800 usable gates, 5 ns pin-to-pin propagation delay, and an internal system frequency listed up to 125 MHz. The device is designed for compact programmable logic, control, glue logic, and interface implementations requiring nonvolatile in-system reprogrammability. A complex programmable logic device, or CPLD, belongs to the programmable-logic hierarchy alongside FPGA technology. Unlike mask-programmed fixed logic, a CPLD retains its programmed configuration in nonvolatile memory. The XC9536XL family combines macrocell-based logic with user I/O resources, making it useful for consolidating control logic, decoding, state machines, bus interface logic, and fixed-format glue functions into a relatively small device. The principal device attributes include 36 macrocells, 36 I/O pins, 3.3 V operation, 5 ns propagation delay, and 800 usable gates. Its I/O arrangement is intended for 3.3 V systems, while associated family information also identifies 5 V tolerant inputs and 2.5 V output capability. At least 10,000 program and erase cycles are specified for the in-system programmable configuration memory, allowing repeated field updates when the design, configuration data, or board behavior changes. The XC9536XL uses a macrocell-centered architecture in which each macrocell contributes combinational and registered logic resources. This structure gives the device deterministic programmable logic rather than the block-routing architecture of an FPGA. The XC9536XL-7 speed designation corresponds to the 5 ns performance grade identified for this family, making it more appropriate for timing-sensitive control paths than the slower -10 grade. The 0.35 µm CMOS implementation is a legacy process technology associated with the original XC9500XL generation. Typical uses include industrial control, instrumentation, power-system sequencing, peripheral interfacing, data acquisition, and legacy equipment upgrades. It is particularly useful when a board already contains a programmed XC9500XL design and needs another density or speed grade that remains mechanically and electrically compatible. The 64-pin package also supports designs needing more I/O than the smaller family members while avoiding a larger package. Design planning should verify the exact pin assignments, power rails, configuration pins, and I/O voltage assumptions in the manufacturer datasheet before layout release. Because this legacy family was created for 0.35 µm CMOS designs, software support and programming-cable compatibility can determine whether an unchanged architecture remains practical for a new production run. This product analysis combines the device architecture, programming characteristics, package information, timing grade, and directly comparable same-family options into an engineering-focused guide. It also distinguishes true package-compatible replacements from larger XC9500XL devices that require different footprints, helping designers avoid a replacement that changes the PCB rather than merely changing a bill-of-materials line.

Запрос цены Контакты
XC9536XV-5VQ44C - 5ns 2.5V CPLD, 44-TQFP | AMD
XC9536XV-5VQ44C

XC9536XV-5VQ44C - 5ns 2.5V CPLD, 44-TQFP | AMD

The AMD XC9536XV-5VQ44C is a 2.5 V complex programmable logic device (CPLD) with 800 usable gates, two 54V18 function blocks, 34 I/O, and a maximum 5 ns pin-to-pin propagation delay, housed in a 44-pin TQFP surface-mount package. It combines in-system programmability, FastFLASH technology, low-power operation, and multi-voltage support for high-performance communications and computing systems. A CPLD is a programmable logic device that combines multiple programmable logic blocks with a deterministic interconnect structure. It occupies the hierarchy above basic programmable logic arrays but below field-programmable gate arrays, providing fixed in-system reconfiguration capability for glue logic, control logic, bus decoding, interface adaptation, and compact state-machine implementation. FastFLASH technology supports convenient configuration and reprogramming, while in-system programmability allows logic updates without removing the device from its circuit. The XC9536XV family provides 800 usable gates across two 54V18 function blocks. Its -5 speed designation corresponds to a 5 ns maximum pin-to-pin logic delay, making it suitable for communications, computing, and embedded control paths with defined timing requirements. The internal core voltage range is 2.37 V to 2.62 V. The device also supports multiple I/O voltage operation, allowing interface compatibility with surrounding system logic when the applicable voltage combinations are observed. The 44-pin package provides 34 usable I/O in the cited configuration and a surface-mount form factor suitable for automated assembly. Programmable functions are divided between two 54V18 blocks, enabling medium-density combinational and sequential logic without the resource overhead of a large FPGA. The architecture is particularly useful for deterministic control paths, peripheral interfacing, data-format conversion, and compact protocol handling where reusability and in-system programming are important. Typical uses include communications interface logic, embedded computing control, bus arbitration, peripheral bridging, and low-latency state-machine implementations. In each case, the device consolidates several small logic functions into one programmable component, reduces discrete gate count, and allows firmware-linked design revisions. A designer can also use the XC9572XV family member when additional logic capacity is needed while retaining the same package and voltage-oriented family platform. Designers should verify the complete pin description, supported I/O standards, configuration pins, and electrical constraints in the manufacturer datasheet before layout release. The package drawing and pin numbering must match the 44-TQFP footprint, while power and ground distribution should follow the datasheet recommendations for reliable signal integrity and predictable device operation. This page combines the XC9536XV device architecture, exact ordering information, practical logic-design guidance, and a parameter-focused comparison with supported same-footprint alternatives. It highlights the engineering trade-offs among speed grades and logic capacities while keeping purchasing, availability, and replacement questions aligned with the Request a Quote process on this page.

Запрос цены Контакты
XC9572-10PC44C - 72-Macrocell 5V In-System CPLD | AMD
XC9572-10PC44C

XC9572-10PC44C - 72-Macrocell 5V In-System CPLD | AMD

AMD XC9572-10PC44C is a 72-macrocell, 5 V in-system programmable complex programmable logic device (CPLD) in a 44-pin PLCC package. It provides approximately 1,600 usable logic gates, 34 user I/O pins, 10 ns-class propagation delay, and operation from 4.5 V to 5.5 V. The device uses advanced CMOS 5 V FastFLASH technology and supports parallel programming of multiple XC9500-family devices. A CPLD is a programmable logic device that combines multiple logic functions into one integrated circuit. Its architecture is organized into interconnected function blocks and macrocells, allowing relatively compact logic designs to replace multiple programmable logic devices and discrete glue logic. In the broader semiconductor hierarchy, the XC9572 is a complex programmable logic device within the FPGA and CPLD category, and its in-system programming capability supports configuration without removing the package from a circuit board. Important features include 72 macrocells, approximately 1,600 usable gates, 34 I/O pins, and a nominal 5 ns pin-to-pin logic-delay class for the broader family. The XC9572-10PC44C speed designation identifies a 10 ns-class device. Its FastFLASH configuration memory is specified for at least 10,000 program-and-erase cycles, while in-system programmability enables manufacturing, test, and field-update workflows that would be impractical with conventional fuse-programmed PLDs. The device is divided into four function blocks, each containing 18 macrocells. This partitioning gives the designer a view of the logic architecture while retaining a unified package and pin assignment. The 5 V technology supports systems that already operate at 5 V, reducing the need for level conversion between legacy peripheral logic and the CPLD. The 44-pin PLCC package is also associated with lead-containing legacy construction, so new RoHS-restricted designs should verify compliance and sourcing requirements before production release. Typical applications include legacy industrial control, test-and-measurement equipment, printer and peripheral controllers, board-level glue logic, embedded system interfaces, and general-purpose in-system programmable control logic. Its 34 I/O pins make it useful for designs requiring moderate I/O density rather than very high logic capacity, and its 10 ns timing class can address control, decoding, state-machine, and interface functions that do not require modern FPGA speeds. The principal design considerations are 5 V signal compatibility, pin assignment stability, programming-tool compatibility, and legacy-package availability. Confirm the pinout and programming interface in the DS065 datasheet before schematic capture, and validate every external pull-up, pull-down, and termination resistor against the board-level interface requirements. For new production programs, verify the exact suffix, temperature grade, sourcing plan, and applicable environmental compliance. This page combines the XC9572 architecture, pin and programming guidance, lifecycle-related sourcing considerations, and a qualified drop-in assessment. Because the XC9500 family is a legacy 5 V platform and the verified cross-reference information identifies no exact cross-vendor replacement, engineers should treat device reuse and supply planning as separate decisions rather than assume that an equivalent PLCC CPLD is electrically interchangeable.

Запрос цены Контакты
XC9572-10PC44I - 72-Macrocell 5V CPLD | AMD
XC9572-10PC44I

XC9572-10PC44I - 72-Macrocell 5V CPLD | AMD

The AMD XC9572-10PC44I is a 72-macrocell in-system-programmable CPLD built with 0.5 µm Advanced CMOS 5V Fast FLASH technology, providing 1,600 usable gates, 34 user I/O, and a 44-pin PLCC package. Its 10 ns speed grade delivers a 7.5 ns pin-to-pin logic delay and a maximum system clock frequency of 66.7 MHz. The industrial-temperature option operates from -40°C to 85°C. A complex programmable logic device, or CPLD, combines a user-programmable architecture with nonvolatile configuration memory for deterministic logic implementation. The XC9500 family belongs to the broader FPGA and CPLD hierarchy, while the XC9572 device provides 72 macrocells arranged in eight 36V18 function blocks. This architecture is useful when control logic requires repeatable routing, in-system reconfiguration, and fast implementation without using a mask-programmed ASIC. Key features include 34 user I/O, 72 macrocells, 1,600 usable gates, and 10,000-cycle minimum in-system programming endurance. The device accepts a 4.5 V to 5.5 V supply range and supports a nominal 5 V operating point. Parallel programming allows multiple XC9500 devices to be programmed together, helping shorten production programming cycles for multi-device boards. The device is based on Advanced CMOS 5V Fast FLASH technology and divides its logic into eight 36V18 function blocks. A stated 7.5 ns pin-to-pin delay makes it appropriate for control, address decoding, interface translation, and fixed-format logic where the design does not require the routing flexibility or performance of a modern FPGA. The 44-pin PLCC package also supports through-hole board assembly and socket-based prototype interchange. Typical uses include industrial control interfaces, legacy peripheral emulation, test-fixture sequencing, programmable interface logic, and board-level glue logic. The 34 I/O count is suitable for moderate control and communication interfaces, while 72 macrocells support Boolean equations, state machines, counters, address decoding, and protocol front ends. Its 5 V supply and industrial temperature range distinguish it from lower-voltage or commercial-temperature programmable-logic families. Designers should assign I/O voltage and drive requirements before laying out the board, follow the DS065 pin-description table for every PLCC connection, and verify that the connected bus timing fits the 10 ns speed grade. The in-system programming pins, power rails, decoupling, and test requirements must be implemented exactly as described in the manufacturer data sheet; poor programming-signal routing can prevent reliable configuration. This product summary consolidates the XC9572-10PC44I electrical characteristics, package information, programming capabilities, selection trade-offs, and practical replacement guidance into an engineering-focused reference for maintaining or redesigning 5 V CPLD-based systems.

Запрос цены Контакты
XC9572-10PC84C - 72-Macrocell 5ns In-System CPLD | AMD Xilinx
XC9572-10PC84C

XC9572-10PC84C - 72-Macrocell 5ns In-System CPLD | AMD Xilinx

The AMD Xilinx XC9572-10PC84C is an in-system programmable complex programmable logic device with 72 macrocells, 69 I/O, and 1,600 usable gates. The -10 speed grade provides 5 ns pin-to-pin logic delays, while the device uses advanced 0.5 µm CMOS 5 V FastFLASH technology in an 84-pin plastic leaded chip carrier package. It operates from a 4.75 V to 5.25 V supply for commercial-temperature applications. A complex programmable logic device, or CPLD, is a programmable logic semiconductor that combines macrocell-based logic, programmable interconnect, and user I/O in one package. XC9500-family CPLDs occupy the hierarchy between simple programmable logic devices and larger FPGAs. Their nonvolatile FastFLASH configuration retains the implemented logic after power is removed, while in-system programming allows a programmed design to be updated through dedicated programming pins. Key features include 72 macrocells, 1,600 usable gates, 69 I/O, and a minimum of 10,000 program or erase cycles. Four 36V18 function blocks implement the device architecture, and parallel programming permits multiple XC9500 devices to be programmed simultaneously. The 5 ns pin-to-pin delay is the principal timing figure associated with the -10 speed grade, whereas 7.5 ns is also listed for the family’s product specification. The XC9572 architecture is suitable for general-purpose logic integration where deterministic combinational and registered functions must be implemented without an external configuration memory. Its nonvolatile programmable structure simplifies deployment in control logic, interface conditioning, protocol conversion, legacy bus arbitration, and board-level glue logic. The 69 available I/O support connections among external digital devices and internal macrocell logic. Typical applications include industrial controller interfaces, printer and peripheral control, legacy bus adapters, embedded test logic, programmable logic interfaces, and compact system-support functions. Parallel programming is particularly useful when several XC9500 devices occupy one board and must receive configuration data efficiently during manufacturing or field updates. Designers should use the AMD DS065 datasheet when assigning pins and checking the 84-pin PLCC footprint. The device requires a 4.75 V to 5.25 V core supply, and its nonvolatile FastFLASH programming architecture should be considered when designing the programming interface. PCB layouts must preserve access to all configuration pins and provide adequate clearance around the J-bend package terminals. This page consolidates the XC9572 architecture, package and environmental characteristics, programming facts, and verified comparison references into an engineering-focused guide. It also distinguishes the directly usable XC9572-10PCG84C comparison from functional CPLDs that do not share a verified pin-compatible footprint, helping engineers avoid unnecessary PCB redesign work.

Запрос цены Контакты
XC9572-10PC84I - 72-Macrocell 10ns 5V CPLD | Xilinx
XC9572-10PC84I

XC9572-10PC84I - 72-Macrocell 10ns 5V CPLD | Xilinx

The Xilinx XC9572-10PC84I is an in-system programmable complex programmable logic device with 72 macrocells, 1,600 usable gates, 69 user I/O pins, and a 10 ns propagation-delay grade in an 84-pin PLCC package. It operates from a 4.5 V to 5.5 V supply and supports a 7.5 ns pin-to-pin delay with fCNT up to 125 MHz. A CPLD is a programmable-logic device that converts Boolean equations and state-machine descriptions into a configurable digital circuit. Positioned within the FPGA and CPLD category, it provides deterministic combinational and registered logic through a nonvolatile Flash architecture. Unlike a mask-programmed custom ASIC, a CPLD allows logic changes to be programmed or reprogrammed after manufacture, shortening product-development and field-update cycles. The XC9572 provides 72 macrocells, approximately 1,600 usable gates, and up to 72 user I/O positions according to the family-level product specification. Its 5 V in-system programming interface supports a minimum of 10,000 program-and-erase cycles. Parallel programming of multiple XC9500 devices is also supported, making the device suitable for replicated or coordinated logic sections within larger 5 V systems. The -10 speed grade corresponds to a nominal 10 ns propagation-delay class, while the family is specified for a 7.5 ns pin-to-pin delay on all pins and fCNT operation to 125 MHz. The device uses Advanced CMOS 5V Fast FLASH technology and provides a deterministic architecture suited to control logic, interface decoding, bus arbitration, state machines, and legacy peripheral emulation. Typical applications include industrial control, test and measurement equipment, printer and display controllers, embedded system glue logic, and peripheral compatibility designs. Its 69 I/O pins provide substantial connectivity for parallel buses and multi-bit interfaces, while 5 V operation supports systems that already use 5 V CMOS logic. When designing around this legacy CPLD, verify all 84 package positions against the DS065 pin-description tables and confirm that 5 V signal levels do not exceed the device limits. A replacement program should also verify timing, ISP behavior, pin assignment, and industrial temperature requirements rather than relying only on package dimensions. This product page combines the device specifications, package constraints, practical logic-design guidance, and same-family replacement options to support legacy CPLD design reviews, maintenance programs, and controlled board-level modernization.

Запрос цены Контакты