Интегральные схемы

Подкатегории

📁 АЦП/ЦАП 3.100+ товаров 📁 Микросхемы усилителей 1.900+ товаров 📁 Аудиокодеки 18 товаров 📁 Аудио ИС 2 товаров 📁 Тактирование и синхронизация 670+ товаров 📁 Comparator ICs 1 товаров 📁 DSP 1.100+ товаров 📁 ИС сбора данных 2 товаров 📁 Цифровые потенциометры 4 товаров 📁 Драйверы и контроллеры дисплеев 1 товаров 📁 FPGA и CPLD 7.300+ товаров 📁 Интерфейсные ИС 3.400+ товаров 📁 Драйверы светодиодов 1 товаров 📁 Логические микросхемы 460+ товаров 📁 Микросхемы памяти 870+ товаров 📁 Микроконтроллеры 20.000+ товаров 📁 Микропроцессоры 4 товаров 📁 Драйверы двигателей 1 товаров 📁 Прочее 1 товаров 📁 Sensor and Detector Interfaces 1 товаров 📁 Специализированные ИС 15 товаров 📁 Видео ИС 14 товаров

Товары (39.000+)

MCIMX6U4AVM08AC - i.MX 6 DualLite 800MHz ARM Cortex-A9 MPU | NXP
MCIMX6U4AVM08AC

MCIMX6U4AVM08AC - i.MX 6 DualLite 800MHz ARM Cortex-A9 MPU | NXP

The NXP MCIMX6U4AVM08AC is a 32-bit microprocessor unit (MPU) from NXP's i.MX 6 series, integrating a dual-core ARM Cortex-A9 core operating at up to 800 MHz in a 624-pin MAPBGA (21x21 mm) package. The device targets industrial-grade multimedia applications requiring scalable performance with low power consumption, and is part of NXP's NRND (Not Recommended for New Designs) portfolio for i.MX 6Solo/6DualLite variants. What is an i.MX applications processor? The i.MX family is a series of multimedia applications processors built on ARM cores that combine CPU, GPU, multimedia acceleration, memory interfaces, and connectivity peripherals into a single system-on-chip. Within this taxonomy, the i.MX 6 sits between the lower-power i.MX 5x series and the higher-performance i.MX 7/8 families, scaling across single, dual, and quad core configurations for consumer, industrial, and automotive markets. Key specifications for this variant include a dual-core ARM Cortex-A9 CPU at 800 MHz, an integrated 2D/3D GPU for graphics acceleration, support for LPDDR2/DDR3 memory, and a rich peripheral set including USB, Ethernet, MMC/SD, and display interfaces. The device operates across industrial temperature ranges, making it suitable for factory automation, HMI panels, and ruggedized embedded systems. The i.MX 6 architecture leverages heterogeneous multi-core processing with the Cortex-A9 providing application-level processing while dedicated hardware blocks accelerate multimedia codecs and display pipelines. This integration reduces total BOM count and enables compact board designs in space-constrained industrial products. Typical applications include industrial human-machine interfaces (HMIs), machine vision, point-of-sale terminals, automotive infotainment (consumer tier), and IoT gateways. The 800 MHz clock speed and dual-core architecture provide sufficient throughput for Linux-based user interfaces and mid-tier multimedia processing. Designers should note that this part is NRND per NXP's product status page. New designs should evaluate the i.MX 7 or i.MX 8 series for active product longevity; existing designs can rely on long-term supply agreements or consider certified second-source distributors.

Запрос цены Контакты
MCIMX6U7CVM08AD - Dual Cortex-A9 800 MHz Processor | NXP
MCIMX6U7CVM08AD

MCIMX6U7CVM08AD - Dual Cortex-A9 800 MHz Processor | NXP

NXP Semiconductors MCIMX6U7CVM08AD is a 32-bit, dual-core ARM Cortex-A9 applications processor operating at 800 MHz and packaged in a 624-pin MAPBGA measuring 21 x 21 mm. The processor integrates two Cortex-A9 cores, a Vivante GC880 3D GPU, NEON SIMD acceleration, and connectivity intended for multimedia-oriented embedded systems. The verified distributor listing identifies the device as an i.MX 6DualLite-class part with a 2-core, 32-bit configuration. An applications processor is a highly integrated system-on-chip designed to run operating systems, user interfaces, control software, connectivity stacks, and multimedia workloads. In the product hierarchy, the MCIMX6U7CVM08AD is an i.MX 6 applications processor, a system-on-chip, a microprocessor, and a semiconductor. Its integration can reduce the number of discrete supporting devices while centralizing processing and graphics functions on one BGA package. Key verified features include two Arm Cortex-A9 cores, 800 MHz operation, 32-bit processing, and a 624-pin MAPBGA package. A cross-reference result describes the device as i.MX 6DualLite and lists a Vivante GC880 GPU with 35 Mtri/s performance and two Cortex-A9 cores rated up to 1 GHz. Because the supplied target-specific evidence gives the exact MPN as 800 MHz, that operating frequency is used here without extrapolating the higher family-level maximum. The Cortex-A9 cores and integrated graphics architecture suit multimedia systems that need a balance of general-purpose processing, graphical output, and connectivity. Relevant designs include industrial human-machine interfaces, automotive infotainment equipment, consumer media systems, connected industrial IoT terminals, and embedded control panels. The processor requires a complex BGA layout and carefully validated power, clock, memory, and signal-integrity implementation. A primary design constraint is that the 21 x 21 mm, 624-pin MAPBGA has a dense escape-routing requirement. PCB stack-up, via geometry, decoupling, DDR memory routing, high-speed interfaces, and assembly process capability must be reviewed together. Board validation should include power-integrity and signal-integrity analysis rather than relying only on schematic connectivity. This page consolidates verified manufacturer and distributor information, practical BGA design guidance, availability data, and an honest assessment of replacement risk. Because the processor's software, pinout, PMIC, memory interface, and BGA requirements are tightly coupled, an apparently similar MPN should not be treated as interchangeable without complete hardware and software validation.

Запрос цены Контакты
MCIMX6X2CVN08AB - i.MX 6SoloX 800MHz Cortex-A9 + 166MHz Cortex-M4 MPU | NXP
MCIMX6X2CVN08AB

MCIMX6X2CVN08AB - i.MX 6SoloX 800MHz Cortex-A9 + 166MHz Cortex-M4 MPU | NXP

The NXP MCIMX6X2CVN08AB is an i.MX 6SoloX applications processor from the i.MX 6 family, integrating a single ARM Cortex-A9 core running at 800 MHz and an ARM Cortex-M4 core at 166 MHz in a 400-ball MAPBGA (17x17 mm) package. As the first device combining Cortex-A9 and Cortex-M4 on a single SoC, it delivers asymmetric multiprocessing for mixed application/real-time workloads in industrial, automotive infotainment, and HMI designs. An applications processor (AP) is a system-on-chip (SoC) class integrated circuit designed to run an operating system and execute complex user-facing workloads, integrating CPU cores, graphics, multimedia, and I/O on a single die. Within the i.MX hierarchy, the 6SoloX sits between the lower-cost i.MX 6ULL (single Cortex-A7) and the higher-end i.MX 6Quad (quad Cortex-A9), offering heterogeneous A9+M4 computing in a cost-effective single-core A9 configuration. The integrated Cortex-M4 enables deterministic real-time tasks (sensor fusion, motor control, IO link management) without burdening the A9 application core. Key features include 32 KB L1 instruction and data caches per core, 128 KB L2 cache, NEON SIMD media engine, multi-standard video codecs (MPEG-4, H.264, MJPEG), 2D/3D GPU acceleration (GC320 + GC880), dual-display support up to WXGA, dual GbE, two USB 2.0 with PHY, three SD card controllers, and LPDDR2/LVDDR3/DDR3 memory interface. Security is provided by HAB (High Assurance Boot), SNVS, and on-chip crypto acceleration. The SoC targets industrial temperature grades (-40C to +105C TJ). Architecture combines heterogeneous computing with NXP's Smart System Power Management (SSPM) enabling per-domain power gating and DVFS. Manufacturing is done on a 40 nm low-power CMOS process, providing the performance-per-watt envelope required for fanless industrial designs. Multimedia acceleration offloads video encode/decode from the CPUs, freeing the A9 core for application logic. Typical applications include industrial HMI panels, building automation gateways, IoT edge controllers, automotive infotainment head units, and telehealth devices. The dual-core A9+M4 split allows real-time sensor handling on the M4 while the A9 runs Linux for graphics and connectivity stacks. When designing with this part, use the SABRE platform reference design and configure boot mode pins for the desired flash interface. Provide a clean 1.8V/2.5V/2.8V/3.15V I/O supply; decoupling per NXP hardware design guide is mandatory to meet SoC power-up sequencing requirements. This page synthesizes distributor pricing, lifecycle status, and drop-in alternative analysis not consolidated in the manufacturer datasheet.

Запрос цены Контакты
MCIMX6X2CVN08AC - i.MX 6SoloX A9+M4 SoC 800MHz | NXP
MCIMX6X2CVN08AC

MCIMX6X2CVN08AC - i.MX 6SoloX A9+M4 SoC 800MHz | NXP

The NXP MCIMX6X2CVN08AC is a heterogeneous multicore applications processor from the i.MX 6SoloX family, combining an ARM Cortex-A9 core running up to 800 MHz with an ARM Cortex-M4 core running up to 200 MHz on a single die, packaged in a 400-ball 17x17 mm MAPBGA. The part targets consumer, industrial, and automotive infotainment applications that benefit from running a rich OS (Linux/Android) on the A9 alongside a real-time microcontroller workload on the M4. An applications processor (AP) is a system-on-chip (SoC) that integrates one or more CPU cores, graphics, memory controllers, and a wide peripheral set into a single device, allowing it to run an entire product without external compute. Heterogeneous multicore SoCs such as the i.MX 6SoloX add a secondary microcontroller class core so latency-critical tasks (motor control, sensor fusion, CAN stack) can be serviced deterministically while the application processor handles the user interface, networking, and multimedia pipeline. This i.MX 6SX variant belongs to NXP's i.MX 6 family, which sits within NXP's EdgeVerse Edge Processing portfolio for secure connected devices. Key features include dual-core heterogeneous compute (Cortex-A9 up to 800 MHz plus Cortex-M4 up to 200 MHz), integrated 2D/3D graphics acceleration, dual MIPI display and camera interfaces, dual Gb Ethernet (one with IEEE 1588 support), dual USB 2.0 with PHY, dual CAN, PCIe, and a 32-bit LPDDR2/DDR3/DDR3L memory controller. Security features include secure boot, high assurance boot (HAB), cryptographic accelerators (AES, SHA, RSA), and tamper detection. The device is qualified over the -40C to +105C industrial temperature range. The A9 core integrates NEON SIMD media engine and VFPv3 floating point, while the M4 core provides single-precision FPU, MPU, and deterministic interrupt latency suited for real-time control. The platform integrates an LCDIF display controller, a Vivante GC400T 2D/3D GPU, an Image Processing Unit (IPU), and a Video Processing Unit (VPU) for H.264 1080p30 decode. On-chip SRAM plus flexible boot from NAND/NOR/SD/eMMC/QSPI simplifies system design. Typical applications include human-machine interface (HMI) panels, industrial IoT gateways, building automation controllers, automotive infotainment head units, point-of-sale terminals, and printer/scanner controllers. The Cortex-M4 coprocessor makes the device especially attractive for products that previously required a discrete MCU paired with an applications processor. When designing with the i.MX 6SoloX, ensure the PCB has a 4-layer stackup with continuous ground beneath the BGA to manage thermal dissipation and to provide low-impedance return paths for high-speed LPDDR2/DDR3 signals. Use NXP's MCIMX6SX-SDB reference design as the baseline schematic and layout; software should target the official i.MX 6 BSP (board support package) from NXP. This page synthesizes distributor pricing, drop-in same-package alternatives, and design references not always visible on the manufacturer product page.

Запрос цены Контакты
MCIMX6X3CVO08AB - i.MX 6SoloX A9+M4 MPU 800MHz | NXP BGA-400
MCIMX6X3CVO08AB

MCIMX6X3CVO08AB - i.MX 6SoloX A9+M4 MPU 800MHz | NXP BGA-400

The NXP MCIMX6X3CVO08AB is an i.MX 6SoloX applications microprocessor featuring a heterogeneous dual-core architecture combining an ARM Cortex-A9 core running up to 800 MHz with an ARM Cortex-M4 core running up to 200 MHz, packaged in a 400-ball MAP-BGA (17 mm x 17 mm). The part is designed for secure, connected homes and vehicles, integrating multimedia, connectivity, and real-time control on a single 40 nm SoC. An applications processor (AP) is a system-on-chip (SoC) that integrates a CPU complex, graphics, memory controllers, and a rich peripheral set into one device for running an operating system alongside real-time tasks. The i.MX 6SoloX belongs to NXP's i.MX 6 family of ARM Cortex-A series application processors, specifically the heterogeneous multicore family that pairs an application processor with a microcontroller class core for deterministic real-time response. This places 6SoloX in the broader NXP i.MX portfolio positioned between the i.MX 6Solo (single A9) and i.MX 6DualLite (dual A9) variants, optimised for low-power connected applications. Key features of the MCIMX6X3CVO08AB include the dual-core A9+M4 heterogeneous compute, hardware security accelerators (including ARM TrustZone, secure boot, RSA, and AES), dual Gigabit Ethernet controllers with IEEE 1588 timestamping, two USB 2.0 controllers (one with HS PHY), three PCIe Gen 2.0 lanes, two CAN interfaces, an LCD controller, MIPI-CSI and MIPI-DSI interfaces, and a 32-bit DDR3/LPDDR2 memory controller. The SoC supports a wide operating temperature range suitable for industrial and automotive environments. The Cortex-A9 core runs a Linux/Bootloader, while the Cortex-M4 runs RTOS/bare-metal real-time tasks, allowing clean isolation of control loops from rich application code. Integrated graphics (Vivante GC400T) provide 2D/3D/OpenGL ES acceleration, while dedicated cryptography engines offload AES, SHA, and RNG workloads. Power management is handled by an integrated PMU with multiple voltage domains and DVFS capability. Typical applications include industrial HMI and IoT gateways, automotive infotainment head-units, secure connected home hubs, medical patient monitors, and ruggedised portable terminals. The dual Gigabit Ethernet plus PCIe combination suits industrial control and machine vision, while the CAN controllers target automotive body and chassis networks. Design consideration: pay attention to PCB routing of the 17x17 mm BGA-400 footprint - a 6-layer board with controlled-impedance DDR3 routing and solid power decoupling is mandatory. For boot configuration, strap pins define the boot source and must be pulled correctly during reset. This page synthesises distributor pricing, same-package i.MX 6SoloX drop-in alternatives (commercial and extended-temperature variants), and PCB design considerations not all collected on a single manufacturer page.

Запрос цены Контакты
MCIMX6X3EVO10AB - i.MX 6SoloX ARM A9/M4 MPU | NXP
MCIMX6X3EVO10AB

MCIMX6X3EVO10AB - i.MX 6SoloX ARM A9/M4 MPU | NXP

The NXP MCIMX6X3EVO10AB is an i.MX 6SoloX applications processor featuring a heterogeneous multicore architecture that combines an ARM Cortex-A9 core at up to 800 MHz (turbo to 1 GHz) with an ARM Cortex-M4 core at up to 227 MHz, packaged in a 400-ball MAPBGA (17 mm x 17 mm). It integrates dedicated interfaces for secure connected homes, industrial HMI, and automotive infotainment, with on-chip GPU acceleration, display controllers, and rich connectivity including dual CAN, dual Ethernet, and USB. An applications processor (AP) is a system-on-chip (SoC) class integrated circuit designed to run a full operating system such as Linux, Android, or QNX, as opposed to a microcontroller which typically runs bare-metal or an RTOS. The i.MX 6SoloX sits in the i.MX 6 family hierarchy between the i.MX 6UltraLite (Cortex-A7 only, low power) and the i.MX 6Dual/6Quad (Cortex-A9 multicore) variants. The asymmetric A9 + M4 combination allows real-time deterministic tasks to be isolated from the application OS, a topology commonly used in industrial IoT gateways, telematics control units, and secure HMI panels where functional safety and responsiveness co-exist with rich graphics. Key features of the MCIMX6X3EVO10AB include 32 KB I-cache and 32 KB D-cache on the Cortex-A9, NEON SIMD media engine, hardware accelerated 2D/3D graphics via the Vivante GC400T GPU, dual-port Display Controller and LCDIF supporting up to 1080p, dual CAN-FD, dual 10/100/1000 Gigabit Ethernet with AVB, two USB 2.0 controllers with PHYs, three SD/MMC ports, and PCIe 2.0. Hardware security is provided through ARM TrustZone, secure boot, and on-chip crypto accelerators (AES, SHA, DES). Architecturally the SoC pairs the high-throughput A9 out-of-order pipeline for the application OS and graphical user interface with the deterministic M4 for hard-real-time I/O handling - a layout that lets a single chip replace what would otherwise be an MPU plus a separate MCU. The part supports -40C to +105C Tj operation, suiting industrial and automotive cabinet environments, and uses NXP's 40 nm low-power process. Typical applications include automotive infotainment head units, industrial HMI panels with touch + secure boot, telematics control units, smart energy gateways, and connected home control hubs requiring real-time fieldbus + a Linux application layer. Drop-in same-package variants such as the MCIMX6X3EVN10AB (industrial temp grade variant within the same die family) and MCIMX6X2EVN10AB (related 6DualLite-class in the same 400-MAPBGA) allow board reuse when the temperature grade or core count changes. When designing with this device, ensure the PCB follows NXP's hardware design guide for the 17 mm x 17 mm MAPBGA, including microvia stack-up, length-matched DDR3 routing, and a reference clock distribution that meets the jitter mask for ENET. Software bring-up requires selecting the correct boot configuration (eFuses vs SD card) and validating TrustZone partition between A9 and M4 address spaces. This page synthesises authorised distributor pricing, same-package drop-in alternatives in the same NXP i.MX 6 series, and practical bring-up notes not found in the standalone datasheet PDF.

Запрос цены Контакты
MCIMX6X4CVM08AC - i.MX6SX A9+M4 SoC 800MHz 529-MAPBGA | NXP
MCIMX6X4CVM08AC

MCIMX6X4CVM08AC - i.MX6SX A9+M4 SoC 800MHz 529-MAPBGA | NXP

The NXP MCIMX6X4CVM08AC is an i.MX 6SoloX applications processor integrating one ARM Cortex-A9 core (up to 800 MHz) and one ARM Cortex-M4 core (up to 200 MHz) in a 529-pin MAPBGA (19x19 mm) package. It belongs to NXP's i.MX 6 family of heterogeneous multicore SoCs designed for industrial-grade multimedia, HMI, and real-time control applications, with 32-bit processing and on-chip peripherals for graphics, connectivity, and sensor fusion. An SoC (System-on-Chip) integrates CPU cores, GPU, memory controller, and I/O peripherals onto a single die, enabling compact embedded designs. Heterogeneous multicore SoCs pair a high-performance application core (Cortex-A9, capable of running Linux) with a low-power real-time core (Cortex-M4, capable of bare-metal/RTOS control) on the same silicon, eliminating the need for a discrete MCU companion. Within NXP's taxonomy this part sits under i.MX 6 family -> i.MX 6SoloX sub-family -> industrial applications processor category. Key features include up to 800 MHz Cortex-A9 with Neon SIMD, up to 200 MHz Cortex-M4 with FPU, integrated 2D/3D GPU (Vivante GC400T), 24-bit parallel LCD interface, dual CAN, dual USB, dual Ethernet, and an industrial-grade operating temperature range. The SoC also includes hardware cryptographic acceleration, multiple ADC channels, and a flexible boot architecture supporting eMMC, SD, NAND, and SPI flash. The heterogeneous architecture allows Linux to run on the Cortex-A9 while the Cortex-M4 executes deterministic real-time control loops, sensor I/O, or low-latency motor control. Shared OCRAM (on-chip SRAM) provides fast inter-core data exchange via a hardware semaphore mechanism. This architecture is well-suited to industrial automation, where deterministic response times must coexist with rich HMI/connectivity stacks. Typical applications include industrial HMI panels, factory automation controllers, smart energy gateways, building automation, machine vision edge nodes, and ruggedized IoT gateways. The industrial temperature rating and long-lifecycle NXP program make this part appropriate for designs requiring 10+ year availability. When designing with this part, pay attention to PCB layout: the 529-ball MAPBGA requires microvia stack-up and controlled-impedance routing for DDR3/LPDDR2 traces. Power-rail sequencing between A9 and M4 cores must follow NXP reference manual guidelines to avoid latch-up during cold-start. The 'AC' suffix in the part number denotes the 800 MHz / 200 MHz speed grade with industrial-grade temperature range (-40C to +105C Tj). This page synthesizes distributor pricing, datasheet pinout, and same-package alternatives not bundled in the official datasheet, enabling faster PCB bring-up and sourcing decisions.

Запрос цены Контакты
MCIMX6X4EVM10AB - i.MX 6SoloX A9+M4 MPU, 1GHz/227MHz, MAPBGA-529
MCIMX6X4EVM10AB

MCIMX6X4EVM10AB - i.MX 6SoloX A9+M4 MPU, 1GHz/227MHz, MAPBGA-529

The NXP MCIMX6X4EVM10AB is an i.MX 6SoloX applications processor in the i.MX 6 family, integrating an ARM Cortex-A9 core running up to 1 GHz alongside an ARM Cortex-M4 core running up to 227 MHz in a 529-pin MAPBGA package (19x19 mm, 0.8 mm pitch). It is the first device in the i.MX 6 family to combine heterogeneous asymmetric multiprocessing (AMP) on Cortex-A9 + Cortex-M4 in a single SoC. The part supports industrial operating conditions with an extended temperature range, multiple display and connectivity interfaces, and hardware cryptography acceleration. A microprocessor (MPU) is a single-chip computer integrating CPU cores, memory controllers, peripherals, and I/O on one die. The i.MX 6SoloX sits within the ARM Cortex application-processor taxonomy (Cortex-A = application, Cortex-M = microcontroller) and the broader embedded processor hierarchy: MPU -> SoC -> semiconductor. Its heterogeneous A9+M4 architecture allows real-time control tasks on Cortex-M4 while Linux/Android runs on Cortex-A9, a common pattern in industrial HMI and IoT gateways. Key features include dual-core heterogeneous processing (A9 up to 1 GHz, M4 up to 227 MHz), hardware-accelerated graphics (GC400T-like 2D/3D via the GPU block), dual Gigabit Ethernet with IEEE 1588 support, two USB 2.0 ports (one with PHY), PCIe 2.0, multiple display interfaces (LCD, LVDS), ECC on DDR3/LPDDR2 memory interface, and hardware cryptographic accelerators (AES, SHA, RNG). Industrial-grade temperature range and AEC-Q100 awareness make it suitable for harsh-environment products. The 6SoloX architecture pairs a high-throughput A9 application core with a deterministic M4 real-time core, communicating through shared OCRAM and message-unit interrupts. This AMP design lets OEM code time-critical motor or sensor loops on Cortex-M4 while running a rich OS on Cortex-A9 without RTOS jitter. ECC-protected external memory and hardware crypto offload improve reliability for industrial and edge-compute designs. Typical applications include industrial HMI panels, building automation controllers, smart energy gateways, automotive infotainment companions, IoT edge nodes, and point-of-sale terminals. The dual-Ethernet + dual-USB + PCIe combination also targets connected industrial routers and ruggedized tablets. Automotive and consumer-grade siblings share the silicon but differ in qualification and feature mix. When designing with this MPU, allocate proper PCB layer stack for the 529-ball MAPBGA with 0.8 mm pitch and follow NXP's Hardware Design Guide for DDR3/LPDDR2 routing. Power sequencing of the multiple supply rails must follow the datasheet power-up sequence to avoid latch-up, and unused interfaces should be tied per the reference schematic.

Запрос цены Контакты
MCIMX6Y0CV05AA - i.MX 6ULL ARM Cortex-A7 MPU 528MHz | NXP
MCIMX6Y0CV05AA

MCIMX6Y0CV05AA - i.MX 6ULL ARM Cortex-A7 MPU 528MHz | NXP

The NXP MCIMX6Y0CV05AA is an i.MX 6ULL applications processor integrating a single ARM Cortex-A7 core running up to 528 MHz, designed for cost-sensitive, power-efficient embedded applications. It is offered in a 289-ball MAPBGA package (14x14 mm, 0.8 mm pitch) and is part of NXP's broad i.MX 6 family aimed at IoT gateways, consumer HMI, industrial control, and connected appliances. An applications processor (AP) is a system-on-chip (SoC) class microprocessor built around one or more high-performance CPU cores, tightly integrated with on-chip memory controllers, graphics/video accelerators (when present), and a wide peripheral set. The i.MX 6ULL sits at the low-power, low-cost end of the i.MX 6 hierarchy (i.MX 6ULL -> i.MX 6 -> applications processor -> microprocessor -> MPU -> semiconductor), giving designers Cortex-A7 performance at Cortex-M-class system cost and power. The 528 MHz Cortex-A7 core supports the ARMv7-A instruction set including NEON, providing ample headroom for Linux (with the appropriate commercial-grade silicon revision) and resource-constrained RTOS deployments. Key features of the MCIMX6Y0CV05AA include a 32-bit LPDDR2/DDR3/LPDDR3 memory controller, 8-channel 12-bit ADC (for industrial sensing), dual 10/100 Mbit Ethernet MACs with hardware QoS, dual USB 2.0 OTG controllers, multiple UART/SPI/I2C/CAN interfaces, and an integrated LCD controller supporting up to WXGA resolution. The 'CV05' ordering code identifies the commercial temperature grade (0C to +95C junction) with specific peripheral and security configuration, while the 'AA' suffix denotes the standard feature set (versus secure-boot or specialised revisions). Hardware-virtualization, TrustZone, and tamper-monitoring features vary by sibling part numbers in the family. Architecturally, the Cortex-A7 core is paired with an ARM Cortex-M4 (in some 6ULL variants) or used stand-alone for power-optimised Linux. The chip is fabricated in a low-power process and supports dynamic voltage and frequency scaling (DVFS) with multiple power domains, enabling deep-sleep currents in the single-digit milliamp range - ideal for battery-backed IoT devices. Typical applications include IoT edge gateways, smart-home appliances, industrial HMI panels, point-of-sale terminals, healthcare monitoring devices, energy/building automation controllers, and connected printers. The on-chip LCD controller makes it particularly well suited to WXGA-resolution colour touch panels without an external GPU. When designing with this device, pay close attention to PCB power-tree design: the i.MX 6ULL needs multiple rails (VDD_SOC, VDD_ARM, VDD_DRAM, etc.) with strict sequencing, and the 289-ball MAPBGA package requires microvia or via-in-pad PCB technology for reliable assembly.

Запрос цены Контакты
MCIMX6Y0CVM05AA - i.MX 6ULL 528MHz ARM Cortex-A7 MPU | NXP
MCIMX6Y0CVM05AA

MCIMX6Y0CVM05AA - i.MX 6ULL 528MHz ARM Cortex-A7 MPU | NXP

The NXP MCIMX6Y0CVM05AA is a single-core ARM Cortex-A7 application processor from the i.MX 6ULL family, operating at up to 528 MHz and housed in a 289-ball MAPBGA package (14x14 mm, 0.8 mm pitch). It integrates one Cortex-A7 core with 32-bit datapath, NEON media engine, and the standard i.MX 6ULL peripheral set including 10/100 Ethernet MAC, USB OTG, four UARTs, two I2C, two SPI, four PWM channels, two timers, one SAI and one ESAI audio interface, plus a 10-bit ADC. An application processor is a system-on-chip (SoC) that integrates a CPU core, memory controllers, and a wide peripheral mix into a single die, allowing designers to build complete embedded platforms without a companion northbridge. Within NXP's portfolio, the i.MX 6ULL sits in the ultra-low-power entry of the i.MX 6 series, targeting cost-sensitive Linux and RTOS designs that need Cortex-A7 class performance at sub-1 W power envelopes. Key features include hardware ECC on NAND and DDR interfaces, dual CAN-FD controllers, a hardware cryptography accelerator (CAAM block on related family members), a 24-bit LCD controller, and an integrated PMU that supports dynamic voltage and frequency scaling. The part operates from a 1.2 V to 1.26 V core supply plus a 1.325 V to 1.5 V I/O supply, and is qualified over the -40 C to +105 C industrial temperature range. Typical applications include human-machine interface (HMI) panels, industrial point-of-sale terminals, low-end gateways, eReaders, smart-home hubs, building automation controllers, and portable medical data loggers. The combination of low BOM cost, deterministic Cortex-A7 performance, and a mature Linux BSP (mainline U-Boot and kernel support) makes it a workhorse for Linux-based edge devices. When designing with the MCIMX6Y0CVM05AA, allocate a four-layer PCB with a continuous ground plane beneath the MAPBGA, follow NXP's AN5397 power-sequencing recommendations, and budget thermal dissipation for 1 W typical workloads. Decoupling must follow the reference design's capacitor matrix; do not substitute the PMIC without re-running the power-tree analysis.

Запрос цены Контакты
MCIMX6Y1CVK05AB - i.MX 6ULL ARM Cortex-A7 MPU 528MHz | NXP
MCIMX6Y1CVK05AB

MCIMX6Y1CVK05AB - i.MX 6ULL ARM Cortex-A7 MPU 528MHz | NXP

The NXP Semiconductors MCIMX6Y1CVK05AB is a power-efficient, cost-optimized i.MX 6ULL applications processor built around a single ARM Cortex-A7 core running at up to 528 MHz, housed in a 272-ball MAPBGA (9x9 mm) package. It integrates 32 KB L1 instruction cache, 32 KB L1 data cache, 128 KB L2 cache, and supports LPDDR2, DDR3, DDR3L, and LPDDR3 memory interfaces, making it suitable for secure, connected industrial and consumer IoT endpoints. An applications processor (AP) is a system-on-chip (SoC) class integrated circuit that integrates a CPU core(s), memory controller, graphics/display controller, and a rich peripheral set into a single die. Within the NXP i.MX family hierarchy, the 6ULL sits below the i.MX 6UL (same core, slightly higher speed grade and feature set), and below the higher-performance i.MX 6SoloX / i.MX 6SoloLite / i.MX 6DualLite / i.MX 6Quad families that scale up to quad-core Cortex-A9 implementations. As a member of the power management IC and microprocessor family, the 6ULL is engineered for low BOM cost and low active/idle power while retaining hardware secure boot, RTC, and display/LCD support. Key specifications include a 32-bit data path, NEON media engine absent on this 'Y1' variant, integrated LCD controller up to WXGA (1366x768) resolution, two 12-bit ADC inputs, two USB 2.0 controllers (one with HS PHY), two CAN-FD ports, two 10/100-Mbit Ethernet MACs with IEEE 1588 support, and hardware cryptographic accelerators (CAAM) plus high-assurance boot (HABv4). The device operates over a -40C to +105C industrial temperature range and supports 1.0 V core / 1.8 V / 3.3 V I/O rails. Typical applications include industrial HMI panels, smart energy gateways, handheld data terminals, point-of-sale terminals, building automation controllers, and consumer IoT hubs. The combination of low power (typical 0.5 W active), small BGA footprint, and integrated secure boot makes the MCIMX6Y1CVK05AB a frequent drop-in choice when designers migrate from STM32MP1 or earlier i.MX28/i.MX6 SoloLite designs. When designing with this part, allocate a 4-layer PCB with continuous GND pour beneath the MAPBGA to control junction temperature and provide clean DDR3/LPDDR2 reference-clock routing. The 272-ball BGA requires NSMD pads with 0.4 mm pitch; non-solder-mask-defined (NSMD) pads with 0.8 mm diameter are recommended per NXP hardware design guide.

Запрос цены Контакты
MCIMX6Y2DVK09AB - i.MX6ULL 900MHz Cortex-A7 MPU | NXP
MCIMX6Y2DVK09AB

MCIMX6Y2DVK09AB - i.MX6ULL 900MHz Cortex-A7 MPU | NXP

The NXP MCIMX6Y2DVK09AB is an i.MX 6ULL applications processor featuring a single-core ARM Cortex-A7 CPU operating at up to 900 MHz, packaged in a 272-ball MAPBGA (9x9 mm) with ROM Performance Enhanced firmware. The part integrates an advanced power management unit that simplifies external power tree design and sequencing, while supporting industrial temperature operation for embedded use. An applications processor is a system-on-chip (SoC) that integrates a CPU core, memory controller, peripherals, and often graphics and multimedia accelerators onto a single die, replacing what would otherwise require multiple discrete ICs. The i.MX 6ULL belongs to the i.MX family of multimedia applications processors — sitting within the broader taxonomy of microprocessor unit (MPU) > applications processor > ARM Cortex-A system-on-chip. The Cortex-A7 core implements the ARMv7-A architecture with Neon SIMD and VFPv4, supporting symmetric multiprocessing concepts even in this single-core configuration for future scalability within the family. Key features of the MCIMX6Y2DVK09AB include 900 MHz maximum CPU clock, integrated LPDDR2/DDR3/LPDDR3 memory controller, dual Ethernet/Can-bond 10/100 Mbps MAC, USB 2.0 OTG plus USB 2.0 host with PHY, LCD controller up to WXGA, and a wide peripheral set including UART, SPI, I2C, I2S, PWM, and SD/MMC. The integrated PMIC companion interface reduces BOM and PCB area compared with discrete power designs. The ROM Performance Enhanced variant is pre-programmed with NXP ROM firmware that enables fast boot, secure boot, and HAB (High Assurance Boot) on this specific die revision. This part targets cost-sensitive and power-efficient applications: human-machine interface (HMI) panels, IoT edge gateways, e-readers, portable medical, industrial control, and connected consumer devices. The 272 MAPBGA package is optimized for high-density 4-layer PCB designs with thermal performance suitable for fan-less industrial enclosures. When designing with this part, plan power rail sequencing carefully — even with the integrated PMIC companion logic, an external PMIC (such as the NXP PF3000 or PF8100 family) is required for full SoC operation. Decoupling and bulk capacitor selection around the 272-ball BGA is critical; refer to the NXP hardware design guide for the validated stack-up and via pattern.

Запрос цены Контакты
MCIMX7D2DVM12SD - i.MX 7Dual 1.2GHz ARM Cortex-A7+M4 MPU | NXP
MCIMX7D2DVM12SD

MCIMX7D2DVM12SD - i.MX 7Dual 1.2GHz ARM Cortex-A7+M4 MPU | NXP

The NXP Semiconductors MCIMX7D2DVM12SD is a heterogeneous multicore applications processor from the i.MX 7Dual family, integrating dual ARM Cortex-A7 cores at up to 1.2 GHz alongside a Cortex-M4 real-time core, packaged in a 541-ball MAPBGA (19x19 mm). The A7 cores run a rich operating system such as Linux while the M4 handles low-latency control and sensor fusion, enabling efficient partitioning of system workloads. An applications processor is a system-on-chip (SoC) tailored for embedded computing tasks where high-throughput data processing, graphics, and connectivity converge with deterministic control. Within the broader taxonomy, an applications processor sits above microcontrollers (MCUs) in capability and below full server CPUs, occupying the i.MX -> ARM Cortex SoC -> heterogeneous multicore MPU -> semiconductor hierarchy. The i.MX 7Dual specifically targets low-power, high-integration designs that need both an application processor and a real-time MCU on a single die. Key features include dual-core Cortex-A7 plus Cortex-M4 architecture, NEON media engine, hardware video codecs, dual Gigabit Ethernet with AVB support, dual USB 2.0 with PHY, PCIe, MIPI-CSI/DSI, and a rich set of industrial interfaces (UART, SPI, I2C, I2S, SAI, CAN). The heterogeneous compute fabric lets Linux and RTOS workloads share the same silicon with hardware isolation, which reduces BOM and PCB complexity versus two-chip architectures. The 541-MAPBGA package with 19x19 mm body supports high-speed DDR3L memory interfaces and exposes the full peripheral set, while integrated power management simplifies sequencing for portable and industrial products. Thermal design targets a typical junction range of 0C to +95C for commercial-grade parts, with extended variants available for industrial segments. Typical applications include industrial HMI panels, IoT edge gateways, building automation controllers, point-of-sale terminals, medical patient monitors, automotive infotainment prototypes, and Linux-based human-machine interfaces. The combination of Cortex-A7 multimedia and Cortex-M4 deterministic response suits products that need both a graphical user interface and real-time sensor handling on the same platform. When designing with this part, ensure the PCB supports the 0.8 mm pitch BGA with appropriate via-in-pad or microvia technology, route DDR3L signals with matched-length pairs, and allocate sufficient copper area for the 1.2 GHz core's thermal dissipation. Power rail sequencing must follow the i.MX 7 hardware reference manual for clean boot under all operating modes. This page synthesizes distributor pricing, same-family and cross-brand alternatives, and practical design notes not found in the manufacturer datasheet alone, giving engineers a single reference for evaluation, sourcing, and replacement decisions.

Запрос цены Контакты
MCIMX7D3DVK10SC557 - i.MX7D 1GHz Dual Cortex-A7 MPU | NXP
MCIMX7D3DVK10SC557

MCIMX7D3DVK10SC557 - i.MX7D 1GHz Dual Cortex-A7 MPU | NXP

The NXP MCIMX7D3DVK10SC557 is a dual-core ARM Cortex-A7 microprocessor from the i.MX 7Dual family, running at up to 1 GHz with an additional ARM Cortex-M4F real-time co-processor, housed in a 488-ball TFBGA (12x12 mm) package. The SoC integrates 2x USB 2.0 OTG with PHY, 1x PCIe Gen 2, 2x SDIO/MMC, and 2x Gigabit Ethernet MACs, with a 1.8V/3.3V I/O voltage domain. An i.MX application processor is a heterogeneous multi-core SoC that combines Cortex-A application cores with Cortex-M real-time cores, targeting low-power connected embedded systems. The i.MX 7Dual sits in NXP's MPU taxonomy between i.MX 6 (single/quad Cortex-A9) and i.MX 8M (Cortex-A53), specifically engineered for power-efficient HMI, IoT gateways, and industrial control products requiring deterministic real-time response. Key features include dual Cortex-A7 cores up to 1 GHz, one Cortex-M4F core up to 200 MHz, integrated security (CAAM, secure boot, TrustZone-Way), NEON SIMD media extensions, and hardware video engines. The 488-TFBGA package provides a 12x12 mm footprint with 0.8 mm ball pitch suitable for high-density 4-layer PCBs. Dynamic voltage scaling (0.95V-1.05V core) enables low-power idle modes below 250 mW. The architecture combines an L1 cache per core (32 KB I-cache + 32 KB D-cache per A7), a unified 512 KB L2 cache, and a 64-bit DDR3/LPDDR2/LPDDR3 memory controller. The heterogeneous topology lets the Cortex-M4F handle real-time sensor sampling while the Cortex-A7 cores run Linux for application logic, eliminating a discrete MCU in many designs. Typical applications include IoT gateways, industrial HMI panels, POS terminals, automotive infotainment secondary displays, and wearable medical devices. The combination of PCIe, dual GbE, and dual USB OTG suits connected appliances and edge nodes that aggregate multiple sensor streams. When designing with this device, ensure the PCB has at least 4 layers with a solid ground plane to manage the 1 GHz core's switching noise. Use NXP's validated DDR3/LPDDR3 reference layout for signal integrity and provide a dedicated 1.25V LPDDR2 termination rail. Decouple each power rail with 100 nF X7R capacitors within 2 mm of the BGA balls. This page synthesizes distributor pricing, drop-in alternatives, and practical design notes not found in the manufacturer datasheet, and helps engineers evaluate the i.MX 7Dual for power-constrained connected embedded designs.

Запрос цены Контакты
MCIMX7S3DVK08SC - i.MX 7Solo Cortex-A7/M4 800MHz SoC | NXP
MCIMX7S3DVK08SC

MCIMX7S3DVK08SC - i.MX 7Solo Cortex-A7/M4 800MHz SoC | NXP

The NXP MCIMX7S3DVK08SC is an i.MX 7Solo applications processor integrating a single ARM Cortex-A7 core running up to 800 MHz alongside an ARM Cortex-M4 real-time coprocessor, packaged in a 488-ball TFBGA (12x12 mm). The device targets low-power, secure, connected embedded systems and includes on-chip USB 2.0 OTG with PHY, dual SDIO/MMC interfaces, 10/100 Ethernet MAC, hardware cryptographic accelerators, and a rich set of multimedia peripherals. An applications processor (AP) is a system-on-chip (SoC) that integrates a CPU complex, memory controller, peripherals, and increasingly hardware accelerators into a single die. The i.MX 7Solo belongs to NXP's i.MX family of heterogeneous multiprocessing SoCs, sitting between microcontrollers (single-core, deterministic) and higher-end i.MX 8 application processors. It is widely deployed in industrial HMI, IoT gateways, and portable medical devices where deterministic real-time response must coexist with a Linux-capable application core. Heterogeneous SoCs pair a high-level OS core (Cortex-A7) with a microcontroller-class core (Cortex-M4) on the same silicon, allowing the M4 to handle hard-real-time tasks (motor control, sensor polling, safety) while the A7 runs Linux or Android user-interface workloads. Key features include 32 KB L1 instruction and data caches per core, NEON media processing engine on the A7, single-precision FPU on the M4, integrated LCD controller up to WXGA (1366x768) resolution, and 12-bit ADC channels for sensor integration. Security blocks include ARM TrustZone, secure boot, HAB (High Assurance Boot), and on-chip cryptographic accelerators supporting AES, SHA, and RSA. Power management is handled by an internal PMU that supports low-power sleep modes below 250 uW typical, enabling always-on battery-powered designs. The architecture separates power domains so the Cortex-M4 can operate while the Cortex-A7 is gated off, reducing total system energy in event-driven IoT applications. The combination of Ethernet, USB OTG with integrated PHY, dual SDIO/MMC, and hardware crypto offload eliminates many external companion ICs, lowering BOM cost and PCB complexity. Typical applications include industrial IoT gateways, point-of-sale terminals, portable medical monitors, smart home hubs, and human-machine interface panels. The device supports Linux, Android, and FreeRTOS simultaneously across the heterogeneous cores. When designing with this SoC, follow NXP's Hardware Design Guide for the i.MX 7 family for DDR3L routing and decoupling. Provide at least 4-layer PCB with continuous ground plane beneath the BGA; thermal management is typically passive due to the <1 W typical application power envelope. This page consolidates distributor pricing, drop-in alternative guidance, and practical hardware design notes not found in the i.MX 7 reference manual.

Запрос цены Контакты
MCL908LJ12CPBE - 8-Bit 8MHz MCU with 12KB Flash | NXP
MCL908LJ12CPBE

MCL908LJ12CPBE - 8-Bit 8MHz MCU with 12KB Flash | NXP

The NXP Semiconductors MCL908LJ12CPBE is an 8-bit HC08 microcontroller rated at 8 MHz, with 12 KB (12K x 8) of Flash memory, supplied in a 64-LQFP (10 x 10 mm) package. It belongs to the MCL908LJ12 low-voltage MCU-EPP family and is intended for embedded control applications requiring a compact 8-bit processor and integrated program memory. A microcontroller is a semiconductor that integrates a CPU core, memory, and peripherals into one device dedicated to embedded control. The HC08 architecture belongs to the broader embedded-processor and microcontroller hierarchy. Compared with a general-purpose processor, this device is optimized for low-cost, low-power control logic rather than desktop computing, high-bandwidth storage, or complex operating systems. The verified product data identifies the core features as an 8-bit architecture, an 8 MHz operating frequency, and 12 KB of Flash organized as 12K x 8. The MCL908LJ12CPBE designation also identifies a low-voltage MCU-EPP configuration and a 64-LQFP package measuring 10 x 10 mm. Exact supply voltage, RAM, peripheral, timer, GPIO, and temperature limits were not provided in the verified dataset and therefore should be confirmed against the manufacturer datasheet before design release. The 8 MHz clock and 8-bit instruction set suit motor-control adjunct logic, panel interfaces, simple sequencers, and factory automation modules where deterministic peripheral-driven behavior is more important than high compute throughput. Its integrated 12 KB Flash also reduces external program-memory requirements on compact boards. The available data does not establish operating-system support, debug interfaces, memory-protection features, or the complete set of communication peripherals. Typical engineering use includes small embedded controllers, sensor-conditioning interfaces, actuator logic, keyboard and display control, and supervisory functions within larger industrial or consumer equipment. The 64-LQFP footprint provides more external connections than a small leadless package, but its 0.5 mm pitch requires careful PCB design, fine-pitch assembly capability, and land-pattern verification. Design decisions should be based on the authoritative device documentation rather than distributor summaries. Confirm the exact clock tree, memory map, electrical limits, reset behavior, peripheral assignments, programming method, and package drawing. Do not infer equivalent pin compatibility from an HC08 family name or the shared 64-LQFP footprint; verify every signal, voltage domain, and exposed-pin function before substitution. This product record consolidates verified distributor specifications, sourcing information, package details, and engineering cautions not presented as a single block elsewhere. It also separates confirmed values from missing technical data, allowing engineers to evaluate the MCL908LJ12CPBE without relying on unsupported memory, timing, or compatibility claims.

Запрос цены Контакты
MCL908QT1CDWE - 8-Bit 2MHz 1.5KB MCU | NXP
MCL908QT1CDWE

MCL908QT1CDWE - 8-Bit 2MHz 1.5KB MCU | NXP

The NXP Semiconductors MCL908QT1CDWE is an 8-bit HC08-series microcontroller with a 2 MHz operating frequency, 1.5 KB flash memory, and an 8-pin SOIC package. It is intended for compact embedded-control tasks that require a small flash-backed microcontroller and a limited pin count. An 8-bit microcontroller is a programmable semiconductor device designed to execute instructions from embedded firmware and manage digital I/O, timing, and control functions. The HC08 family belongs to the broader embedded-controller hierarchy: MCU, embedded processor, semiconductor, and programmable control device. Its small memory footprint makes it more appropriate for simple control, sensing, and actuator interfaces than for protocol-heavy gateways or high-complexity applications. The verified distributor information identifies the device as an 8-bit MCU, with 1.5 KB organized as 1.5K x 8 flash, a 2 MHz clock specification, and an 8-SO package. Industrial temperature-grade information is also shown by a distributor listing. The part is marked as an HC08 microcontroller and is supplied in a rectangular gull-wing SOP package with eight terminals. Typical design uses include compact appliance controls, simple sensor interfaces, small motor or relay-control boards, status and sequence controllers, and embedded educational systems. The 8-pin package keeps the footprint small, while the 1.5 KB flash capacity favors firmware focused on direct control rather than storage-heavy user interfaces. Engineers should verify memory availability, pin multiplexing, clock requirements, and programming requirements against the manufacturer datasheet before finalizing a design. Because the verified data does not provide a complete electrical timing table, pin-level functions, RAM size, operating voltage, or lifecycle statement, those parameters should not be inferred from similar HC08 devices. The 8-pin package and 2 MHz headline specifications are useful for initial footprint and architecture planning, but firmware and peripheral assumptions require exact datasheet confirmation. This product record combines verified distributor specifications with explicit data gaps for electrical and programming details. It also highlights the importance of checking pin compatibility, supply requirements, memory limits, and tool support before selecting a replacement or creating a production design.

Запрос цены Контакты
MCL908QY4DWE - 8-Bit HC08 MCU, 4KB Flash, ADC | NXP
MCL908QY4DWE

MCL908QY4DWE - 8-Bit HC08 MCU, 4KB Flash, ADC | NXP

The NXP (formerly Freescale) MCL908QY4DWE is an 8-bit HC08-family microcontroller built around the M68HC08 CISC core, integrating 4KB of on-chip Flash program memory, 128 bytes of RAM, and a multi-channel 10-bit ADC in a 16-pin SOIC wide-body package operating from a 2.7V to 5.5V supply with an internal oscillator. The part belongs to the lower-power "QY" sub-family of HC08, intended for cost-sensitive embedded applications where analog sensing and small code footprint coexist. A microcontroller (MCU) is a single-chip processor that integrates CPU, program memory, data memory, and peripherals such as timers, communications interfaces, and analog converters into one device. MCUs sit at the bottom of the embedded computing hierarchy - under microprocessors, parallel to DSPs, and above discrete logic. The HC08 family is the 8-bit ancestor of the HCS08 and HCS12 lines, with the "MCL" prefix denoting an extended-voltage (2.7V-5.5V) low-voltage HC08 derivative aimed at battery and 3.3V systems. The 908QY4 sits in the lowest-memory tier of this lineage, optimised for tasks that need only a few KB of firmware. Key features include 13 general-purpose I/O lines, an internal bus clock up to 4MHz (instruction throughput up to 2MHz), an internal oscillator that removes the external crystal requirement, a multi-channel 10-bit successive-approximation ADC, a 16-bit timer with capture/compare/PWM, and a low-power wait/stop mode that draws microamps. The 16-pin SOIC (DWE suffix, 7.5mm body width) is the wide-body variant of the 16-SOIC footprint, providing standard PCB land pattern compatibility with commercial 16-SOIC layouts. The HC08 CPU uses a von-Neumann architecture with shared program/data buses, executing one byte per internal bus cycle and supporting BCD arithmetic plus bit-manipulation instructions. The 4KB Flash is in-application programmable in some variants and provides 100 minimum erase/write cycles, with security-lock protection to block unauthorized memory read-out. Brownout detection and a low-voltage reset hold the part in a safe state when VDD drops below the operating threshold, preventing code corruption on brown-out events. Typical applications include low-cost sensor interface modules (thermostats, smoke detectors, battery chargers), white-goods and appliance controllers (washing machines, microwave ovens, coffee machines), automotive body-electronics sub-modules (AEC-Q100 qualified parts use the S-prefix 'QC' family; the MCL variant is commercial/industrial), and consumer remote controls / IR transceivers. The internal oscillator and small footprint suit small-form-factor designs where PCB area is constrained. When using this device, ensure VDD decoupling with at least 100nF of low-ESR ceramic placed within 5mm of the supply pin and tie unused I/O pins to defined logic levels (do not float). Programming via the background debug mode (BDM) requires the 2-pin BDM interface to be brought out to a header for firmware development; production programming can use in-circuit Flash programming through the same pins. This page consolidates distributor pricing, drop-in compatible HC08 / S08 alternatives, and practical design considerations that go well beyond the manufacturer datasheet summary.

Запрос цены Контакты
MCP2003BT-H/MC - LIN Transceiver, Integrated Vreg, 8-DFN | Microchip
MCP2003BT-H/MC

MCP2003BT-H/MC - LIN Transceiver, Integrated Vreg, 8-DFN | Microchip

The Microchip Technology MCP2003BT-H/MC is a stand-alone LIN (Local Interconnect Network) transceiver with an integrated 3.3V or 5.0V voltage regulator, packaged in an 8-pin DFN (2x3 mm) with exposed pad. It provides a bidirectional, half-duplex physical layer interface to LIN bus systems and supports bus speeds up to 20 kbaud (the LIN 2.2A standard). The device meets LIN Bus Specification Revision 2.2, SAE J2602, and ISO 17987, and operates across a wide VBB supply range of 6.0V to 27.0V (continuous), with transient tolerance up to 40V. A LIN transceiver is a specialized interface IC that connects a microcontroller's UART to a single-wire LIN bus used predominantly in automotive body and chassis electronics. It translates CMOS/TTL logic levels on the TXD/RXD pins into the dominant/recessive voltage swings defined by the LIN protocol, and includes the bus-side pull-up, current-limiting, and ESD protection required for harsh 12V vehicle environments. With the addition of an integrated LDO, the MCP2003 family can power the host MCU directly, reducing BOM cost and PCB area in LIN nodes such as door modules, seat controllers, and sensor clusters. Key features include a low standby current of typically 5 µA in Sleep mode, ±8 kV HBM ESD on the LIN pin, thermal shutdown, a permanent dominant bus timeout (TXD and LIN), and a CS/WAKE pin that supports local wake-up. The integrated voltage regulator delivers up to 70 mA (3.3V or 5.0V selectable via the LVA pin), enough for small microcontrollers and sensor conditioning circuits. The exposed pad (EP) on the 8-DFN package provides a low thermal resistance of approximately 38 C/W, enabling robust operation at ambient temperatures up to +150C. The device family is qualified to AEC-Q100 Grade 0 for automotive use (the /H suffix confirms Grade 0 over -40C to +150C). Internally, the transceiver uses a high-side LIN driver and a window comparator for the receiver, providing excellent common-mode rejection and immunity to ground shift between the ECU and the bus. Diagnostic features include bus-fault detection, dominant timeout, and an integrated pull-up on the CS pin for default-on operation. Typical applications include automotive body electronics (door modules, seat controllers, mirror adjusters, window lifters), HVAC control panels, LIN sensor nodes for temperature, pressure, and humidity, industrial CAN/LIN bridges, and appliance control modules. The 8-DFN (2x3) package is well suited to compact PCBs where the small regulator is desired for direct MCU supply. When designing with this part, ensure the VBB input has a reverse-battery blocking diode or protection MOSFET and a bulk capacitor of at least 1 µF close to the pin. The CS pin should be tied to VBB through a 100 kΩ resistor when no MCU wake-up control is needed, and the LIN bus pin requires a 30 pF to 200 pF total bus capacitance per the LIN physical-layer spec.

Запрос цены Контакты
MCP2120T-I/SL - IrDA Infrared Encoder/Decoder, 14-SOIC | Microchip
MCP2120T-I/SL

MCP2120T-I/SL - IrDA Infrared Encoder/Decoder, 14-SOIC | Microchip

The Microchip Technology MCP2120T-I/SL is a low-cost, high-performance, fully-static infrared (IR) encoder/decoder housed in a 14-pin SOIC package with a 2.5 V to 5.5 V single supply. Sitting between a standard UART and an IR optical transceiver, the device encodes UART data into modulated electrical pulses conforming to IrDA Physical Layer Specification version 1.3, supporting baud rates up to 312.5 kbaud at a 20 MHz internal clock. The T-suffix and -I suffix indicate the tape-and-reel packaging and the industrial operating temperature range of -40 °C to +85 °C. An infrared (IR) encoder/decoder is a type of interface IC that bridges a digital UART to an optical transceiver, translating asynchronous serial bytes into IrDA-standard pulse waveforms (typically a 3/16 pulse-width-modulated bit stream at lower baud rates, and a 1.6 µs pulse rate at 115.2 kbaud). It belongs to the wider family of interface ICs, which sit between processor peripherals and external transceivers; within that family it is a specialized serializer/baud-rate adapter for cable-free IR data links rather than a voltage regulator or generic logic gate. Key features include IrDA Physical Layer Specification 1.3 compliance, 312.5 kbaud maximum data rate, CMOS process technology, fully-static operation (no minimum clock restriction), compatibility with any standard UART, and integration with a wide range of IrDA-compliant transceivers. The MCP2120T-I/SL is also designed to interface directly with Microchip's MCP2150 IrDA protocol stack companion and with off-board optoelectronics such as the TFDS4500 / TFDU4100 series IR transceivers. Typical applications include IrDA-compliant data exchange in mobile phones, PDAs, industrial handheld terminals, medical instrumentation, point-of-sale (POS) terminals, remote metering, and any embedded system that needs to add a low-power, cable-free, short-range serial link without the cost of an RF radio module. Designers can replace a heavier or power-hungry optical module with this compact 14-pin solution. When designing with the MCP2120T-I/SL, ensure the UART baud rate is one of the supported IrDA rates (typically 9.6 kbaud to 115.2 kbaud, with the higher speeds selectable via the baud-rate generator). The IR transceiver's TX and RX lines must be properly biased per the transceiver datasheet because the MCP2120T-I/SL only handles the electrical-to-Infrared protocol translation. This page synthesizes distributor pricing, drop-in alternatives, and practical design notes not found on stock-search pages or in distributor parameter tables.

Запрос цены Контакты
MCP2122T-E/SN - IrDA Encoder/Decoder, 115.2 kBd, 8-SOIC | Microchip
MCP2122T-E/SN

MCP2122T-E/SN - IrDA Encoder/Decoder, 115.2 kBd, 8-SOIC | Microchip

The Microchip Technology MCP2122T-E/SN is an infrared (IrDA) encoder/decoder that converts UART bitstreams to IrDA-standard bitstreams and vice versa, supporting baud rates up to 115.2 kBd in an 8-pin SOIC (SN) package with a 1.8V to 5.5V analog supply range. It operates from a 2.5V/3.3V/5V digital supply rail and integrates the bit-stuffing/unstuffing required for IrDA physical-layer compliance. The device is pin-compatible with the Agilent/Avago HSDL-7000, simplifying migration of legacy IrDA designs to a Microchip BOM. Because it requires an external 16x baud-rate reference clock, it eliminates the need for an MCU's baud-rate generator to handle the IrDA bit timing. An IrDA encoder/decoder is a specialized interface IC that sits between a UART (or USART) and an IrDA-compliant optical transceiver. It is a category of wired/wireless bridge IC, often classified as an infrared data link controller. IrDA encoders/decoders fall under Interface ICs, broader Communication/Networking ICs, and ultimately under Integrated Devices and semiconductors. They are essential building blocks for any embedded system that must exchange serial data over infrared light without using an RF radio or cable. Key features of the MCP2122T-E/SN include IrDA Physical Layer Specification version 1.3 compliance, support for SIR (Serial Infrared) data rates up to 115.2 kBd, low standby current, and a wide operating-voltage range that allows battery-powered designs. The chip performs both encode (UART-to-IrDA) and decode (IrDA-to-UART) functions in hardware, removing the host microcontroller's bit-manipulation burden and freeing CPU cycles for application logic. Its small SOIC-8 footprint and tape-and-reel packaging suit high-volume, surface-mount assembly. Architecturally, the MCP2122 is a hardwired state-machine encoder/decoder with a clock-generation block and UART-compatible serial I/O. It implements the IrDA 1.3 physical-layer encoding (3/16 pulse encoding for SIR) without any firmware, which is why it can serve baud rates up to 115.2 kBd with very low host CPU overhead. The chip is paired with an external 38.4 kHz (for 2400 baud) up to 1.8432 MHz (for 115.2 kBd) clock source, typically an MCU timer output or a discrete oscillator. Typical applications include data-logging handhelds, point-of-sale terminals, medical-device infrared data exchange, industrial remote controls, and IrDA dongles for laptops or test equipment. For low-cost wireless serial links where alternative meters exist, the MCP2122 is a mature solution. A key design consideration: the external clock MUST be exactly 16x the target baud rate. Driving the clock from a UART baud-rate generator is the typical pattern; mismatched clocks will produce framing errors and corrupted IrDA frames. This page synthesizes verified distributor pricing, drop-in compatible alternatives, and practical application notes not consolidated on the manufacturer product page.

Запрос цены Контакты
MCP2200-E/SS - USB 2.0 to UART Bridge with GPIO | Microchip
MCP2200-E/SS

MCP2200-E/SS - USB 2.0 to UART Bridge with GPIO | Microchip

The Microchip Technology MCP2200-E/SS is a USB 2.0 full-speed to UART serial protocol converter with 8 general-purpose I/O (GPIO) lines, integrated USB termination resistors, and 256 bytes of user-accessible EEPROM, housed in a 20-pin SSOP package. According to the Microchip datasheet 20002228E, the device presents a standard CDC/UART interface to the host PC and adds 8-bit general-purpose I/O plus optional Rx/Tx/CTS/RTS hardware flow control on the serial side, which removes the need for an external MCU solely to handle USB-to-serial bridging. A USB-to-UART bridge IC (also called a USB serial protocol converter) is a category of interface IC that translates USB signaling on the upstream port to a generic asynchronous serial (UART) interface on the downstream side. This role sits inside the broader taxonomy of interface ICs -> communication controllers -> bus bridges -> USB bridges. Bridges like the MCP2200-E are commonly used to add a USB device port to legacy designs that only expose UART, or to provide a virtual COM port for debugging, provisioning, and field firmware updates without rewriting host-side software. Key features include a factory default of 8 GPIO pins configurable as inputs or outputs through HID-class control transfers, 256 bytes of integrated user EEPROM accessible over USB, an internal 3.3V LDO that supplies the USB transceiver from a single external 5V (VBUS) source, support for bus-powered or self-powered operation, and full compliance with USB 2.0 full-speed (12 Mbps). The IC integrates a 48 MHz internal oscillator, pull-up resistor on D+, and the 1.5 kΩ USB termination, simplifying board design to a handful of decoupling caps. Architecturally, the MCP2200-E contains a fixed-function USB 2.0 SIE and a dedicated UART engine, with on-chip RAM buffering transmit and receive FIFOs. The chip implements a vendor HID interface for GPIO and EEPROM access and enumerates as a serial communication class (CDC) device, so no host driver is required on Windows, macOS, or Linux for the CDC portion. Flow control is supported via hardware CTS/RTS pins and an XON/XOFF software mode, and the device presents a standard baud-rate generator from 300 baud up to 1 Mbaud with custom divisors. Typical applications include adding USB connectivity to legacy RS-232 designs, USB-to-UART cables and dongles, debug consoles for embedded MCUs, industrial sensors and instrumentation exposed to a host PC, and embedded products requiring field-update over USB. Developers also use the GPIO bank for tasks like driving status LEDs, reading push buttons, or multiplexing SPI/I2C peripherals through bit-banging. When designing with the MCP2200-E, ensure VBUS bulk capacitance stays at or below 10 µF to meet USB 2.0 inrush-current requirements (per Section 7.2.4 of the USB specification). For self-powered designs, an intentional 1 MΩ pull-down resistor on VBUS and a 10 µF bulk cap are typically recommended for proper line-state detection during attach. Decouple VDD with 1 µF and 0.1 µF ceramics placed close to the SSOP pins. This page synthesises distributor pricing from DigiKey, drop-in alternatives identified from the Microchip same-series cross-reference and competing USB-to-UART bridges, and PCB design notes drawn from the Microchip datasheet and application notes — material you will not find in any single datasheet PDF.

Запрос цены Контакты
MCP2200-E/SS - USB 2.0 to UART Bridge, 12 Mbps, 20-SSOP | Microchip
MCP2200-E-SS

MCP2200-E/SS - USB 2.0 to UART Bridge, 12 Mbps, 20-SSOP | Microchip

The Microchip Technology MCP2200-E/SS is a USB 2.0 full-speed to UART protocol converter with integrated USB termination resistors, eight general-purpose I/O (GPIO) pins, and 256 bytes of user-configurable EEPROM, housed in a 20-pin SSOP (5.30 mm body) package. The device supports data rates from 300 baud up to 1 Mbaud, supplies a 3.3 V LDO output from the internal 5 V-to-3.3 V regulator, and operates across an industrial -40 °C to +85 °C temperature range. It provides a true drop-in USB connectivity path for legacy UART peripherals (RS-232, RS-485, MCU debug ports, sensors) without the cost or footprint of an external MCU plus USB PHY stack. A USB-to-UART bridge is a category of bus converter that translates between USB device-class framing and asynchronous serial frames. The MCP2200 sits at the protocol-converter layer of a USB peripheral, just above the physical transceiver (which is integrated on-chip), and presents a CDC virtual COM port to the host operating system so that the existing UART firmware on a target MCU can communicate unmodified. The hypernym hierarchy is: USB-to-UART bridge -> protocol converter -> interface IC -> integrated circuit -> semiconductor. Key features include integrated USB 2.0 full-speed transceiver (12 Mbps), on-chip 3.3 V LDO with up to 50 mA external load capability, suspend/resume signaling through the SSPND pin, configurable flow control (XON/XOFF, RTS/CTS), and a built-in bootloader for in-field firmware updates of the MCP2200's internal configuration via the host. The 256-byte EEPROM stores VID, PID, manufacturer string, product string, serial number, GPIO defaults, and the baud-rate divisor table. The MCP2200 architecture pairs a USB 2.0 SIE (Serial Interface Engine) and a dedicated UART engine through a small configuration memory block accessible over the USB control endpoint. Driver support is provided through Microchip's virtual COM port (VCP) drivers for Windows, macOS, and Linux, plus the MCP2200 Configuration Utility for EEPROM programming. Because the host sees a CDC device, no custom driver is required on the application side. Typical applications include industrial sensor-to-USB bridges, point-of-sale terminals, debug console expansion for MCU development boards, USB dongles for legacy RS-232 equipment, and isolated UART-over-USB adapters. The wide baud-rate range makes the part equally suitable for legacy 9600 baud sensor protocols and high-throughput 921 600 baud FPGA/JTAG console links. When designing with this device, place a 100 nF decoupling capacitor close to VUSB and a 4.7 µF bulk capacitor on the VBUS sense line; the on-chip LDO requires an external 1 µF to 4.7 µF capacitor on the 3V3 pin. Maintain a 90 Ω differential impedance on the D+/D- pair to preserve USB signal integrity, and keep the SSPND trace short to avoid false suspend events. This page synthesizes distributor pricing, drop-in and functional alternatives, and practical design notes beyond the manufacturer's datasheet, including pinout mapping, GPIO default state behavior, and host-driver deployment guidance.

Запрос цены Контакты
MCP2200-I - USB-to-UART Bridge, 20-SOIC | Microchip Technology
MCP2200-I

MCP2200-I - USB-to-UART Bridge, 20-SOIC | Microchip Technology

The Microchip Technology MCP2200-I is a USB 2.0 to UART protocol converter with GPIO, integrating a USB transceiver, oscillator, and termination resistors into a single 20-pin SOIC package. Designed as a drop-in replacement for legacy RS-232 designs, it converts USB signals to a standard UART interface at data rates up to 1 Mbaud, while exposing eight configurable GPIO pins for LEDs, pushbuttons, or auxiliary logic. The device operates over an industrial -40C to +85C temperature range. A USB-to-UART bridge is a protocol converter that allows microcontrollers, sensors, and legacy UART peripherals to communicate over a modern USB host. In the broader hierarchy it sits between USB class controllers (CDC) and UART transceivers (RS-232/RS-485 line drivers), absorbing the USB protocol stack entirely on-chip so the host MCU needs no firmware-side USB stack. Bridges like the MCP2200-I therefore appear in the BOM wherever an MCU lacks native USB (e.g. low-cost PIC, AVR, 8051 designs) or where a product must add a diagnostic / firmware-update COM port to an existing board. Key features of the MCP2200-I include: integrated 12 Mbps USB 2.0 full-speed transceiver; configurable baud rate from 300 baud to 1 Mbaud; eight GP inputs/outputs; on-chip 3.3V LDO for internal logic and up to ~50 mA of external load; hardware suspend/resume support; and a dedicated SSPND pin for power management. The device enumerates as a CDC ACM class device, so on Windows, macOS, and Linux it shows up as a virtual COM port with no custom driver required. Internal EEPROM configurable via the host allows customization of VID, PID, manufacturer string, and GPIO defaults. Typical applications are USB-to-serial debug / firmware-update ports on PIC and AVR development boards, industrial sensor nodes that stream UART telemetry to a PC, point-of-sale terminals, USB dongles for legacy equipment, and embedded hobbyist designs (Arduino, PIC development kits). When designing with the MCP2200-I, ensure a stable 5V VBUS rail, place the 0.1 uF decoupling capacitor directly on VDD, and respect the 0.5 mA pull-up current budget on each GPIO. Because it is USB-powered, surge and ESD protection on VBUS and the data lines is recommended for harsh environments.

Запрос цены Контакты