EPM5064JC-1 vs EPM5064LC-2 Сравнение
Подробное сравнение бок о бок EPM5064JC-1 от Altera и EPM5064LC-2 от Altera. Сравните ключевые характеристики, электрические параметры, упаковку, статус жизненного цикла, цены и наличие, чтобы выбрать лучший компонент для ваших требований.
Сравнение характеристик
| Параметр | EPM5064JC-1 | EPM5064LC-2 |
|---|---|---|
| Бренд | Altera | Altera |
| Категория | FPGA & CPLD | FPGA & CPLD |
| Статус жизненного цикла | NRND | Obsolete |
| Наличие | In Stock | In Stock |
| Цена за единицу (USD) | $18,25 | $8,40 |
| Family | MAX 5000 | — |
| Device Type | EPLD (Erasable Programmable Logic Device) | — |
| Macro Cells | 64 | — |
| Usable Gates | 1250 (typical) | — |
| Logic Elements | 128 (Logic Array Blocks) | — |
| Maximum Operating Frequency | 33.3 MHz (fCNT) | — |
| Pin-to-Pin Delay (tPD) | [DATA_NEEDED: tPD typical/max in ns] | — |
| Supply Voltage (VCC) | 5 V nominal (4.75 V – 5.25 V) | 4.75 V to 5.25 V (5 V nominal) |
| Process Technology | 0.8 µm CMOS | CMOS, OTP EPROM (UV-erasable base) |
| Programmable Pins | 36 (typical I/O, 44-pin PLCC) | — |
| Dedicated Inputs | [DATA_NEEDED: dedicated input count] | — |
| Корпус | 44-pin PLCC (J-lead, windowed ceramic) | PLCC-44 (J-Lead, plastic) |
| Тип монтажа | Surface Mount (PLCC socket recommended) | Surface Mount |
| Рабочая температура | 0 °C to +70 °C (commercial, -JC suffix) | -40 C to +85 C (commercial LC grade) [DATA_NEEDED: explicit min/max in source] |
| Erasure Method | UV-erasable through quartz window | — |
| Programming Method | Altera Logic Programmer + MasterBlaster/ByteBlasterMV | Altera byte-wide / JTAG programmer |
| JTAG Boundary Scan | Not supported (classic MAX architecture) | — |
| Статус RoHS | Non-compliant (windowed ceramic, contains Pb in glass frit) | [DATA_NEEDED: not specified in source] |
| Military/Avionics SMD | 5962-01-417-3750 (QML variant: EPM5064JM/883) | — |
| Device Family | — | MAX 5000 |
| Product Type | — | CPLD (Complex Programmable Logic Device) |
| Macrocells | — | 64 |
| Logic Array Blocks (LABs) | — | 4 |
| Logic Elements per LAB | — | 16 |
| Number of Inputs | — | 36 (7 dedicated + 28 I/O) |
| Number of I/O Pins | — | 28 |
| Number of Flip-Flops | — | 28 |
| Propagation Delay (tPD) | — | 45 ns |
| Maximum Internal Frequency | — | 40 MHz |
| Programmable Polarity | — | Yes |
| Programmable Output Enable | — | Yes, per macrocell |