10CL055ZU484I8G vs 10CL055YU484I7G Ikinahambing

Detalyadong pagkakahiwalay na pagkakahambing ng 10CL055ZU484I8G sa pamamagitan ng Intel at 10CL055YU484I7G sa pamamagitan ng Altera. Ikinahambing ang mga pangunahing paglalarawan, mga tama ng elektriko, paakay, kalagayan ng buhay, presyo, at pagkakaroon upang makita ang pinakamahusay na komponente para sa iyong mga kinakailangang pang disenyo.

Pagsanggunian na paghahambing

Parametro 10CL055ZU484I8G 10CL055YU484I7G
Brand Intel Altera
Kategorya FPGA & CPLD FPGA & CPLD
Katayuan ng Lifecycle Aktibo Aktibo
Series Cyclone 10 LP —
Family Cyclone 10 LP Cyclone 10 LP
Logic Elements (LE) 55,856 —
Embedded Memory 2,396,160 bits (approx. 2.4 Mb) —
Maximum User I/O 321 —
Number of Logic Array Blocks (LABs) 3491 —
Number of M9K Memory Blocks 260 —
Embedded 18x18 Multipliers 156 —
PLLs 4 (max 6 clock networks) 4
Global Clock Networks 20 20
Process Technology 60 nm TSMC low-power 60 nm low-power CMOS
Packhaging 484-pin Ultra FineLine BGA (UBGA), ZU484 484-ball UBGA (Ultra FineLine BGA), 19 mm x 19 mm
Ball Pitch 0.8 mm —
Temperature na Operasyon -40C to +100C (industrial) —
Speed Grade I8 (industrial speed grade 8) -7 (I7, industrial)
Supply Voltage (Core) [DATA_NEEDED: core VCC] —
Uri ng Pagpapasok Surface Mount —
Compliance RoHS Compliant —
Configuration Method JTAG, Active Serial (AS), Active Parallel (AP) —
Logic Elements — 55,856
Embedded Memory Bits — 2,396,160 bits
M9K Memory Blocks — 260
Maximum User I/Os — 321
DSP Blocks (18x18 multipliers) — 156
Temperature ng Junction na Operasyon — -40C to +100C
Core Voltage (VCCINT) — 1.0V (typical), 1.1V nominal
I/O Voltage (VCCIO) — 1.2V to 3.3V (bank-dependent)
Configuration Modes — JTAG, AS, PS, FPP
LVDS Data Rate — Up to 875 Mbps per channel
Tindminan RoHS — Compliant
Level ng MSL — 3 (per JEDEC J-STD-020)

Mga Datasheets at Resources

Tingnan ang Lahat ng mga Produkto Lumikha ng BOM Hilingin ang Kita