5M240ZT100C5N vs 5M240ZT100I5N Ikinahambing

Detalyadong pagkakahiwalay na pagkakahambing ng 5M240ZT100C5N sa pamamagitan ng Altera at 5M240ZT100I5N sa pamamagitan ng Altera. Ikinahambing ang mga pangunahing paglalarawan, mga tama ng elektriko, paakay, kalagayan ng buhay, presyo, at pagkakaroon upang makita ang pinakamahusay na komponente para sa iyong mga kinakailangang pang disenyo.

Pagsanggunian na paghahambing

Parametro 5M240ZT100C5N 5M240ZT100I5N
Brand Altera Altera
Kategorya FPGA & CPLD FPGA & CPLD
Katayuan ng Lifecycle Aktibo Aktibo
Family MAX V MAX V
Logic Elements (LEs) 240 —
Macrocells 192 192
User I/Os 79 —
User Flash Memory 8 Kbits 8 Kbit
Maximum Internal Frequency 118.3 MHz 118.3 MHz
Pin-to-Pin Logic Delay (Tpd1) 7.5 ns (per distributor classification) —
Operating Voltage (VCCINT) 3.3 V (internal 1.8 V core derived) —
I/O Bank Voltages Supported 1.5 V, 1.8 V, 2.5 V, 3.3 V LVCMOS/LVTTL —
Configuration Memory Internal flash (non-volatile, instant-on) Non-volatile flash (instant-on)
Programming Interface JTAG (IEEE 1149.1) JTAG (IEEE 1149.1) / ISP
Packhaging TQFP-100 (14 x 14 mm, 0.5 mm pitch) —
Uri ng Pagpapasok Surface Mount Surface Mount
Temperature na Operasyon 0C to +85C (commercial grade) -40 C to +100 C (Industrial)
Level ng MSL [DATA_NEEDED: MSL level] [DATA_NEEDED: MSL Level]
Tindminan RoHS Compliant (per LCSC listing) —
Series — 5M240Z
Device Type — CPLD (Complex Programmable Logic Device)
Logic Elements — 240
Maximum User I/O — 114
User I/O Pins (per datasheet) — 79
Bilang ng Pins — 100
Package Type — TQFP-100 (T100)
Package Body Size — 14 x 14 mm
Lead Pitch — 0.50 mm
Core Voltage (VCCINT) — 1.8 V
I/O Bank Voltage (VCCIO) — 1.2 V to 3.3 V (bank-dependent)
Speed Grade — -5
Pin-to-Pin Delay (tPD1) — 7.5 ns (per datasheet header)
Lead-Free / RoHS — Yes (LEAD FREE per datasheet header)
AEC-Q100 Automotive — Not qualified (Industrial grade)

Mga Datasheets at Resources

Tingnan ang Lahat ng mga Produkto Lumikha ng BOM Hilingin ang Kita