EPM3032ATC44-10NAB vs EPM3032ATC44-4N Ikinahambing
Detalyadong pagkakahiwalay na pagkakahambing ng EPM3032ATC44-10NAB sa pamamagitan ng Intel at EPM3032ATC44-4N sa pamamagitan ng Intel. Ikinahambing ang mga pangunahing paglalarawan, mga tama ng elektriko, paakay, kalagayan ng buhay, presyo, at pagkakaroon upang makita ang pinakamahusay na komponente para sa iyong mga kinakailangang pang disenyo.
Intel
EPM3032ATC44-10NAB - 32-Macrocell CPLD, 10ns, 3.3V | Intel (Altera)
EPM3032ATC44-10NAB ObsoleteIntel
EPM3032ATC44-4N - 32-Macrocell MAX 3000A CPLD, 4.5ns | Intel/Altera
EPM3032ATC44-4N ✓ NakahandaPagsanggunian na paghahambing
| Parametro | EPM3032ATC44-10NAB | EPM3032ATC44-4N |
|---|---|---|
| Brand | Intel | Intel |
| Kategorya | FPGA & CPLD | FPGA & CPLD |
| Katayuan ng Lifecycle | Obsolete | Aktibo |
| Product Family | MAX 3000A | — |
| Device Type | CPLD (Complex Programmable Logic Device) | — |
| Logic Elements / Macrocells | 32 macrocells | — |
| Usable Gates | 600 | — |
| Pin-to-Pin Delay (tPD) | 10 ns | — |
| Maximum Operating Frequency | 103.1 MHz (per Arrow listing) | — |
| Number of User I/O | 34 (max for 44-pin TQFP package) | — |
| Core Supply Voltage (VCCINT) | 3.3 V | — |
| I/O Supply Voltage (VCCIO) | 3.3 V (MultiVolt I/O compatible with 5.0 V, 3.3 V, 2.5 V logic) | — |
| Packhaging | 44-pin TQFP | 44-pin TQFP |
| Uri ng Pagpapasok | Surface Mount | Surface Mount |
| Programming Interface | JTAG (IEEE Std. 1149.1 / IEEE Std. 1532 ISP) | IEEE 1149.1 JTAG, IEEE 1532 ISP |
| Configuration Memory | Non-volatile EEPROM | EEPROM (non-volatile, in-system programmable) |
| Hot-Socketing Support | Yes | — |
| Temperature na Operasyon | [DATA_NEEDED: operating temperature range] | — |
| Tindminan RoHS | Compliant (per -NAB suffix convention) | [DATA_NEEDED: RoHS status from data] |
| Delivery Form | Tray ('AB' suffix per Altera order code convention) | — |
| Process Technology | CMOS, EEPROM-based | — |
| Series | — | MAX 3000A |
| Family | — | MAX 3000A CPLD family (Altera/Intel) |
| Macro Cells | — | 32 |
| Logic Array Blocks (LABs) | — | 2 |
| User I/Os | — | 34 |
| Propagation Delay (tPD) | — | 4.5 ns |
| Maximum Frequency | — | 227.3 MHz |
| Supply Voltage (VCCINT) | — | 3.3 V |
| I/O Tolerance | — | 5.0 V tolerant inputs |
| Hanay ng Temperature na Operasyon | — | 0C to +70C (commercial) |
| Boundary-Scan (BST) | — | Compliant with IEEE 1149.1 |