IC giao tiếp
Danh mục con
Sản phẩm (2.300+)
ENC424J600-I/ML 10/100 Ethernet Controller | Microchip
The Microchip Technology ENC424J600-I/ML is a stand-alone 10/100 Base-T Ethernet interface controller with an integrated MAC and PHY, an industry-standard SPI or parallel interface, and a 44-QFN package. It operates from a 3 V to 3.6 V supply, supports an operating temperature range of -45°C to +85°C, and is identified in the supplied data as a 10 Mbps Ethernet controller with 117 mA supply current. What is an Ethernet controller? An Ethernet controller is an interface IC that connects an embedded processor or microcontroller to an Ethernet physical network. This particular device combines a Media Access Control layer, or MAC, with a physical-layer transceiver, or PHY, allowing a host processor to exchange Ethernet traffic through SPI or a parallel host interface. It supports the IEEE 802.3 requirements applicable to 10Base-T and 100Base-TX Ethernet, including optional auto-negotiation behavior described by the manufacturer. The ENC424J600 family is intended to reduce the host-side implementation burden of a wired Ethernet connection. The manufacturer describes a low-cost stand-alone controller with packet filtering and a factory-programmed unique MAC address in product-page results. The supplied search data also identifies a 24-Kbyte on-chip RAM buffer for the family, while the ENC624J600 family shares the broader 10/100 Ethernet controller positioning. Exact feature availability for this orderable MPN should be confirmed in the manufacturer datasheet. The controller is relevant to embedded systems that need 10/100 Ethernet connectivity without implementing the physical network interface directly. Its SPI interface is useful for microcontrollers with limited parallel I/O, while the parallel interface can serve systems with an external bus. The -45°C to +85°C operating range covers industrial temperature requirements, subject to the complete electrical and qualification limits in the datasheet. Typical uses include industrial monitoring equipment, embedded control systems, data-acquisition units, factory interfaces, and network-connected embedded products. The Ethernet PHY requires appropriate magnetics, routing, termination, and layout implementation; the controller does not eliminate the need for a compliant external network interface. For a new design, verify the exact package dimensions, pin names, exposed-pad connection, clock requirements, host protocol, and recommended magnetic components in the Microchip datasheet. The 3 V supply range and -45°C to +85°C rating are useful starting constraints, but they should not replace review of absolute maximum ratings, timing, reset behavior, and Ethernet system requirements.
ENC424J600-I/PT - 10/100 Ethernet Controller | Microchip
The Microchip Technology ENC424J600-I/PT is a stand-alone 10/100 Base-T Ethernet controller with an integrated MAC and PHY, a 3.3 V supply range, SPI and parallel host interfaces, and a 44-lead TQFP package measuring 10 x 10 mm. It supports 10 Mbps and 100 Mbps Ethernet operation according to the manufacturer datasheet. An Ethernet controller is a mixed-signal network interface IC that connects an embedded host to a physical Ethernet network. This device combines the media access controller, physical-layer transceiver, packet filtering, hardware cryptographic security engines, and a factory-programmed unique MAC address. That integration reduces the external component count compared with separate MAC and PHY designs. Key verified features include IEEE 802.3 support for 10Base-T and 100Base-TX, auto-negotiation, packet-filtering schemes, SPI or parallel interfacing, and a 24-Kbyte on-chip RAM buffer. The parallel option is especially useful for hosts that lack a sufficiently fast SPI interface or need deterministic register and packet-buffer access. The ENC424J600 family is architecturally positioned between simple SPI Ethernet modules and highly integrated host Ethernet interfaces. SPI reduces host pin count and simplifies connections to microcontrollers, whereas the parallel interface can offer greater throughput. Firmware must support the controller registers, buffer format, interrupt behavior, and Microchip network stack expectations. Typical uses include industrial control systems, embedded data acquisition units, building-automation controllers, serial-to-Ethernet gateways, test equipment, and compact embedded platforms. The integrated PHY removes the need for a separate Ethernet transceiver, while the on-chip packet buffer allows the host and Ethernet interface to operate more asynchronously. PCB implementation must follow the manufacturer’s pinout and layout guidance, particularly for the crystal or clock circuitry, decoupling, reset, and mixed-signal PHY connections. A 3.3 V system also needs to confirm that every connected host signal remains within the device’s verified electrical limits. This page consolidates manufacturer and distributor data with package, sourcing, interface, and replacement guidance that is not presented as one integrated engineering record elsewhere.
ENC424J600T-I/ML - 10/100 Ethernet Controller | Microchip
The Microchip Technology ENC424J600T-I/ML is a standalone 10/100 Base-T Ethernet controller with an integrated MAC and PHY, an industry-standard SPI interface, and a parallel interface option, supplied in a 44-lead QFN exposed-pad package. It operates from a 3.0 V to 3.6 V supply and is specified at 96 mA supply current. The device supports 10Base-T and 100Base-TX Ethernet in accordance with applicable IEEE 802.3 requirements. An Ethernet controller is an interface IC that connects a host processor to a physical Ethernet network. In the product hierarchy, this stand-alone controller integrates functions otherwise divided among a network interface controller, media-access control, and physical-layer transceiver. ENC424J600 is designed for embedded systems whose host MCU or processor lacks an economical Ethernet interface, allowing network connectivity to be added through SPI or a parallel host bus. Key features include an integrated 10/100 Base-T PHY, hardware cryptographic security engines, factory-programmed unique MAC addressing, packet-filtering functions, and support for auto-negotiation. The manufacturer documentation identifies a 24 Kbyte on-chip RAM buffer. These functions allow the controller to filter incoming traffic and support network management requirements while keeping host-side configuration relatively straightforward. The ENC424J600 architecture combines a high-speed receive-path ADC, DSP-based waveform decoding, MAC functions, and PHY circuitry in one package. IEEE 802.3-compatible Ethernet operation covers 10 Mbps and 100 Mbps links, while auto-negotiation allows the PHY to participate in selecting the common link rate with the connected network equipment. The 3.3 V supply range also aligns with many embedded processor platforms. Typical uses include industrial Ethernet gateways, embedded network appliances, programmable controllers, serial-to-Ethernet equipment, and compact monitoring systems. The controller is especially useful when a host processor already has SPI or parallel-interface resources and the board needs an autonomous 10/100 Ethernet endpoint rather than a high-speed multi-gigabit interface. PCB implementation requires careful high-speed layout around the PHY, magnetics, clocks, and supply rails. The exposed thermal pad should be connected to the ground plane with an appropriate thermal-via arrangement, and the Ethernet magnetics and transmission-line geometry should follow the manufacturer's reference layout. Verify regulatory Ethernet compliance in the final product because controller-level IEEE support does not replace system-level EMC testing. This product record combines the verified Microchip product information with distributor availability data, package details, and practical design guidance. It also distinguishes a genuine same-package replacement from related variants that require a different footprint, helping engineers compare procurement choices without assuming that a similar Ethernet controller is pin-compatible.
ENC424J600T-I/PT - 10/100 Ethernet Controller | Microchip
The Microchip Technology ENC424J600T-I/PT is a stand-alone 10/100 Base-T Ethernet controller with an integrated MAC and PHY, SPI and parallel interfaces, and a 44-TQFP package measuring 10 mm by 10 mm. It operates from a 3 V to 3.6 V supply and is identified in distributor data as an Ethernet controller for embedded systems. An Ethernet controller is a network interface semiconductor that manages frame transmission, reception, packet filtering, and the physical-layer electrical connection to 10/100 Base-T Ethernet. The ENC424J600 combines the MAC and PHY in one device, reducing external interface circuitry and allowing an embedded processor to connect through SPI or a parallel host interface. According to the Microchip ENC424J600/624J600 datasheet, the device meets applicable IEEE 802.3 requirements for 10Base-T and 100Base-TX Ethernet, including optional auto-negotiation functionality. The manufacturer description also identifies hardware cryptographic security engines, while the verified distributor listing identifies the target as a 10/100 Base-T controller with SPI and parallel interfaces. The part is supplied from a 3 V to 3.6 V operating range, with a distributor specification listing 96 mA supply current. Its 44-TQFP exposed-pad package is intended for surface-mount PCB assembly and provides a defined thermal and electrical land pattern for Ethernet interface designs. Typical application domains include embedded industrial controllers, networked instrumentation, data-acquisition equipment, access-control systems, and compact control platforms that require wired Ethernet without an external Ethernet PHY. The integrated MAC/PHY arrangement is useful where board space and interface simplicity matter, while the SPI option can reduce host pin requirements compared with a parallel bus. Designers should verify the exact pinout, exposed-pad connection, clock requirements, transceiver magnetics, RJ-45 integration, and decoupling requirements against the current Microchip datasheet before layout release. The verified data does not provide pricing, detailed timing values, temperature limits, or a complete pin map, so those items should not be inferred from generic Ethernet-controller specifications.
EQCO125X40C1-I/8EX - 12.5 Gbps CoaXPress 2.0 Equalizer/Driver | Microchip
The Microchip Technology EQCO125X40C1-I/8EX is a 12.5 Gbps Asymmetric Equalizer/Driver/Repeater designed for CoaXPress 2.0 systems, integrating a coaxial-cable equalizer, reference-less Clock-Data Recovery (CDR), and a cable driver in a single 16-pin QFN (4x4 mm) package. It delivers up to 12.5 Gbps in one direction and 1.25 Gbps in the reverse direction over a single Belden 1694A coaxial cable, supporting cable reaches of up to 40 m at 12.5 Gbps and up to 130 m at 1.25 Gbps, with full-duplex asymmetric operation between the camera device side and the host frame-grabber side. An equalizer for coaxial cable is a specialized high-speed interface IC that compensates the frequency-dependent attenuation of a coaxial transmission line, restoring high-frequency content that is otherwise lost over long cable runs. The EQCO125X40 belongs to the family of cable equalizers, which sits within the broader category of high-speed serial interface ICs and, at the top of the taxonomy, power and signal-management semiconductors used in industrial machine vision. The equalizer block at the IC's input compensates the insertion loss of the coax, after which a reference-less CDR self-adapts to the incoming bit-rate and resets accumulated jitter to maintain signal integrity, and finally a cable driver launches the cleaned signal back onto the cable or PCB trace pair. Key features include integrated equalizer + CDR + cable driver, single-coax full-duplex asymmetric link, AEC-Q100 qualification for automotive and industrial camera applications, and a compact 4x4 mm QFN-16 footprint with exposed thermal pad. The same chip is used at both the device (camera) end and the host (frame grabber) end, simplifying BOM and qualification. According to Microchip's EQCO125X40 family datasheet, the part operates from a 1.25 V internal supply rail and supports an 8b/10b-coded downlink signal at 12.5 Gbps in addition to the 1.25 Gbps uplink. Typical applications include CoaXPress 2.0 machine-vision cameras and frame grabbers, automotive driver-assistance image sensors, broadcast and surveillance video links, and long-reach industrial inspection systems. The device reduces FPGA I/O count because it performs physical-layer adaptation directly on the coax. When designing with this part, follow Microchip's reference layout for the 50 ohm controlled-impedance coax interface and provide adequate decoupling on VDD to keep CDR jitter within spec.
FC3081 - PCIe 3.0 x4 NVMe 1.3 SSD Controller | FADU
The FADU FC3081 is a first-generation enterprise SSD controller with a PCIe 3.0 x4 interface, NVMe 1.3 support, and compliance with the Open Compute Project NVMe Cloud SSD 1.0 specification. Public source material confirms mass-production status and support for data-center workloads; it also identifies a reported 100K IOPS/W class benefit in FADU-linked platform coverage. Its package, pinout, dimensions, process technology, NAND-interface limits, operating-temperature range, power ratings, and electrical characteristics were not supplied in the verified data. An SSD controller is an integrated circuit that coordinates a flash-storage subsystem, including the host interface, NAND media, data integrity, command processing, and power-loss behavior. FC3081 belongs to the hierarchy storage controller → PCIe storage controller → NVMe SSD controller → enterprise data-center semiconductor. Its PCIe connection provides a standardized link between a host and nonvolatile storage, while NVMe defines the command set and transport behavior used by the SSD. The verified FC3081 material identifies three headline platform characteristics: PCIe 3.0 x4 connectivity, NVMe 1.3 support, and OCP NVMe Cloud SSD 1.0 compliance. Additional cited platform features include hardware-based security, advanced telemetry, virtualization functions, and power-loss protection, but no associated implementation details or quantitative limits were provided. A separate ComputerBase report identifies PCIe 3.1 for FC3081, so interface-version clarification requires review of the original manufacturer documentation or SSD vendor design records. FC3081 is intended for enterprise and hyperscale solid-state drives rather than consumer desktop storage. The reported 100K IOPS/W positioning targets efficient data-center deployments, while OCP alignment supports standardized cloud-storage integration. A complete controller implementation also depends on NAND type, firmware, ECC strategy, DRAM configuration, PCIe routing, power delivery, enclosure thermals, and the selected enterprise SSD form factor; those implementation values are not established by the supplied evidence. Typical applications include E1.S and E3.S data-center SSDs, OCP-compliant enterprise storage platforms, hyperscale computing systems, NVMe storage appliances, cloud hosts, and high-throughput database workloads. Public material says FC3081-based products can serve multiple enterprise SSD form factors, but verified dimensions, lane-routing guidance, and reference designs were not included. Design validation should begin with the exact SSD vendor specification, including PCIe compatibility, firmware support, NAND compatibility, power-loss behavior, thermal limits, and validation qualifications. Do not treat an SSD built around FC3081 as electrically interchangeable with another controller without comparing the complete PCIe, NAND, DRAM, firmware, and power domains. This page separates verified FC3081 platform facts from unavailable electrical, mechanical, lifecycle, pricing, and sourcing data. It also distinguishes the semiconductor controller from unrelated pool-filter products carrying a similar number and summarizes why firmware-level and board-level qualification matters more than a simple headline MPN substitution.
FC4121 - PCIe 4.0 NVMe SSD Controller | FADU
The FADU FC4121 is a PCIe 4.0 NVMe SSD controller designed for enterprise and hyperscale storage platforms, with the verified source identifying support for PCIe Gen5.0 x4, NVMe 2.0, OCP Datacenter NVMe SSD 2.0, 64 physical functions, and Flexible Data Placement. The FC4121 is an SSD controller rather than a passive electronic component, and the supplied FADU page also describes a controller architecture intended to provide ultra-low, consistent latency while reducing thermal-throttling effects. Its verified positioning emphasizes KIOPS/Watt performance and Quality of Service, which are important for predictable storage workloads. An NVMe controller is the semiconductor system inside a solid-state drive that manages the PCIe host interface, NAND flash translation, command processing, error management, and data placement. In the storage hierarchy, the FC4121 belongs to the solid-state drive controller category, interfaces with a host through PCIe, and supports the NVMe command and feature model. This makes it relevant to data-center SSD designs rather than ordinary consumer storage devices. The supplied FADU information identifies PCIe Gen5.0 x4 connectivity and NVMe 2.0 as headline features. It also lists OCP Datacenter NVMe SSD 2.0 support, 64 physical functions, and Flexible Data Placement. The source material describes consistent low latency and lower power consumption as design goals, while the associated DELTA platform material reports use in hyperscaler, hyper-converged, cloud, edge, and enterprise storage arrays. The FC4121 is therefore best evaluated against the complete SSD architecture, firmware, NAND qualification, power budget, and workload—not a single headline number. Typical applications include enterprise NVMe SSDs, hyper-converged infrastructure, cloud storage systems, edge servers, hyperscaler appliances, and PCIe 4.0 storage platforms. The controller can be used where predictable latency and stable QoS are more important than a simple consumer-oriented cost target. Its support for multiple physical functions may assist complex namespace, virtualization, or multi-function deployment strategies when the complete SSD design implements those functions correctly. The primary design consideration is that controller selection must be matched to the exact PCIe generation, lane configuration, NAND interface, firmware features, power limits, thermal design, and validation requirements of the finished SSD. The supplied web results do not provide a complete package outline, pinout, electrical limits, lifecycle statement, or quantitative pricing for the bare FC4121, so those details should not be inferred. This page distinguishes the FC4121 controller from the unrelated Fascomp FC4121-832-SS standoff listing found in distributor search results.
FIN1104MTC - LVDS 4-Port Repeater 800Mbps 24-TSSOP | onsemi
The onsemi FIN1104MTC is a 4-channel LVDS high-speed repeater (buffer/redriver) supporting data rates up to 800 Mbps in a 24-pin TSSOP package. It accepts and outputs LVDS signal levels with a typical differential output swing of 330 mV, delivering low EMI and ultra-low power dissipation even at high frequencies. A repeater, also called a redriver or line buffer, is an interface IC that regenerates high-speed differential signals degraded by PCB traces, connectors, or cables. In the signal-integrity hierarchy, it sits between physical-layer transceivers and long interconnect paths, restoring signal amplitude and transition density without protocol awareness, making it a transparent solution for extending LVDS links. Key features of the FIN1104MTC include four independent repeater channels, 800 Mbps operation per channel, and a VBB reference output that simplifies AC coupling on the inputs. The 330 mV differential output swing reduces radiated emissions, a critical advantage over higher-swing standards such as LVPECL. Architecturally, each channel accepts LVDS levels and can also directly accept LVPECL, HSTL, and SSTL-2 input signals, translating them to LVDS outputs. This level-translation capability lets a single device bridge legacy logic families to modern low-power LVDS backplanes. The VBB output biases the input side for capacitive coupling, removing DC offset constraints from the driving source. Typical applications include backplane and motherboard point-to-point links, server and storage interconnects, flat-panel display data paths, and telecom line-card fanout, where long traces or connectors would otherwise attenuate LVDS transitions beyond receiver margins. Design consideration: when AC coupling inputs, connect the VBB pin to the input-side bias network as shown in the manufacturer datasheet; when DC coupling, verify that the driving stage common-mode voltage falls within the specified input range. This page synthesizes distributor listings, datasheet parameters, and drop-in replacement guidance not consolidated on the manufacturer site.
FSA2267L10X - 0.35Ω Dual SPDT Analog Switch | onsemi | Audio/Mobile
The onsemi FSA2267L10X is a 0.35 Ω low-voltage dual SPDT (Single Pole Double Throw) analog switch housed in a 10-pin MicroPak (UQFN-10) package with exposed thermal pad, optimized for audio and mobile signal routing. Each switch channel features an ultra-low on-resistance of 0.35 Ω typical at VCC = 2.7 V, 0.5 Ω on-resistance flatness, and < 0.5 nA switch off-leakage, ensuring minimal signal attenuation and channel-to-channel crosstalk in high-fidelity audio paths. The device operates from a single 1.65 V to 3.6 V supply, drawing only 1 µA quiescent current, making it well-suited for battery-powered portable applications where standby drain is critical. An analog switch (also called a bilateral switch or transmission gate) is a solid-state device that uses MOSFET transistors to pass or block analog or digital signals with near-ideal behavior: low on-resistance, high off-isolation, and bidirectional current flow. Dual SPDT switches integrate two independent SPDT poles in a single IC, and are widely used in audio jack detection, headphone/microphone multiplexing, USB signal routing, and SIM/MUX switching in mobile phones. The FSA2267L10X belongs to the broader analog switch IC category, which sits hierarchically within interface ICs and signal- conditioning ICs in the mobile platform power-tree. Key features include 2.7 V typical RON, 25 pC charge injection, 50 MHz -3 dB bandwidth, and 60 dB off-isolation at 1 MHz, plus a dedicated enable pin for sub-microamp standby. The 10-MicroPak footprint is only 1.6 mm × 1.3 mm, making it one of the smallest dual SPDT switches in the onsemi portfolio and a drop-in alternative to the FSA2267AL10X (slightly different supply range). Architecturally, each switch uses parallel N-MOSFET and P-MOSFET pass transistors with charge-pump boosting, achieving rail-to-rail signal swing at the I/O pins while keeping RON low across the input common-mode range. Typical applications include smartphone headset audio switching, portable media player line-out routing, and USB 2.0 high-speed signal multiplexing. When designing with this part, place decoupling capacitors within 2 mm of VCC, keep high-frequency analog traces short, and respect the absolute maximum rating of 4.6 V on VCC to avoid latch-up. This page synthesizes distributor pricing, drop-in alternatives, and practical design notes not found in the manufacturer datasheet alone.
FSA3031UMX - DP3T USB2.0/MHL Switch 12-UMLP | onsemi
The onsemi FSA3031UMX is a bi-directional, low-power, high-speed 3:1 dual USB2.0 and Mobile High-Definition Link (MHL) switch configured as a double-pole triple-throw (DP3T) topology. Housed in a 12-pin UMLP package measuring 1.8 x 1.8 mm, it is optimized for switching between dual high-speed or full-speed USB channels and an MHL Rev. 2.0 source inside portable handheld devices. The device supports the data rates required by USB 2.0 (480 Mbps) and MHL (up to 2.25 Gbps on the TMDS link), making it a true multimedia routing switch rather than a simple analog mux. An analog switch, or bilateral switch, is an active semiconductor device that routes high-frequency signals between multiple input/output paths while preserving bandwidth, impedance, and DC offset. Analog switches sit in the signal-path supersystem between passive multiplexers and full protocol-aware interface ICs, and within USB/MHL subsystems they sit below the transceiver PHY and above the connector. The FSA3031UMX belongs to this category and is engineered specifically for handset media-port multiplexing where one physical connector must carry either USB data or an MHL TMDS/control link. Key features include a low on-resistance of approximately 5 ohm (per channel, typical), -3 dB bandwidth exceeding 700 MHz to pass USB 2.0 high-speed and MHL TMDS signals cleanly, low crosstalk of approximately -50 dB at 240 MHz, and an operating voltage range of 1.65 V to 4.5 V suitable for direct Li-ion/battery interfaces. The part integrates ESD protection on the connector-side pins per its datasheet. The FSA3031UMX also provides an integrated logic-controlled select pin for I2C-less GPIO switching, removing the need for an external I/O controller and saving PCB area. Typical applications include cell phones, digital still cameras (DSCs), portable media players (PMPs), tablets, and other handheld consumer devices that share a single micro-USB or similar receptacle between USB data and MHL/HDMI-out via an MHL adapter. Designers favor the FSA3031UMX because its UMLP-12 1.8 x 1.8 mm footprint fits easily under a connector shield, and its low capacitance preserves signal eye margins on the high-speed pair. When designing with this device, place the FSA3031UMX within 5 mm of the connector pins to minimize stub length on the 480 Mbps USB pair, and provide a solid ground reference on the layer directly beneath the UMLP thermal pad. Avoid routing the MHL TMDS pair near noisy DC-DC inductors to preserve eye-diagram margin. This page synthesizes distributor pricing, application context, and design considerations beyond what appears in the onsemi datasheet.
FT2232HQ-REEL - Hi-Speed USB 2.0 Dual UART/FIFO | FTDI | 64-QFN
The FTDI FT2232HQ-REEL is a Hi-Speed USB 2.0 slave to dual-channel UART / Serial Converter IC housed in a 64-pin QFN (9x9 mm) package with USB data rates up to 480 Mbps. It integrates two independent configurable interface channels that can be independently programmed as UART, FIFO, I2C, SPI, or bit-bang GPIO interfaces from the same device. The part operates from a 1.62 V to 3.63 V supply and supports the FTDI 5th-generation USB bridge feature set. A USB bridge IC such as the FT2232HQ-REEL is a category of interface controller that connects a USB host to one or more peripheral serial or parallel buses. Within the broader system hierarchy it sits at USB 2.0 peripheral controller -> bridge controller -> interface IC -> mixed-signal semiconductor. Its core function is to translate USB transactions into legacy industrial serial or parallel protocols without requiring host-side driver development beyond the FTDI VCP/D2XX driver stack. Key differentiating specifications include dual independent configurable channels (each can be UART, FIFO, I2C, SPI, JTAG, or bit-bang), 480 Mbps USB 2.0 High-Speed PHY on-chip, integrated 3.3 V LDO and power-on reset, programmable baud rate up to 12 Mbaud (UART mode) and clock generator output, plus hardware flow control (RTS/CTS, DTR/DSR) and remote wake-up support. Each channel has its own 4 KB receive / 4 KB transmit buffer. Architecturally the FT2232HQ-REEL uses a hardwired USB 2.0 PHY plus a 16-bit internal datapath with on-chip PLL and ROM-based firmware. Compared with its FT2232H predecessor the HQ suffix designates the Hi-Speed USB 2.0 variant in the same QFN-64 pinout, enabling the same PCB layout to support both legacy and high-speed designs. Compared with the FT232H single-channel part, the FT2232HQ adds a second fully independent interface channel. Typical applications include USB-to-UART debug bridges for embedded MCUs, FPGA / DSP JTAG programmers (Xilinx, Altera/Intel), industrial USB-to-RS485/RS422 converters, USB instrument front-ends (oscilloscopes, logic analyzers), and USB-to-SPI / I2C host adapters. The wide 1.62 V to 3.63 V core supply lets it interface directly with 1.8 V, 2.5 V, and 3.3 V logic families. When designing with the FT2232HQ-REEL, plan the PCB layout to keep the 12 MHz crystal traces short and symmetric, and place the 33 ohm USB D+/D- series resistors within 4 mm of the IC. Use FTDI's VCP drivers for legacy COM-port emulation, or the D2XX direct driver for higher throughput and bit-bang access. This page synthesizes distributor pricing, verified pin-compatible drop-in alternatives, and practical PCB design notes that supplement the manufacturer datasheet.
FT2233HPQ-TRAY - USB 3.0 Type-C/PD Bridge, 2-Ch UART+IC | FTDI
The FTDI FT2233HPQ-TRAY is a Hi-Speed USB 2.0 to dual-channel serial/parallel bridge IC with an integrated USB Type-C and Power Delivery (PD) 3.0 controller, packaged in a 76-pin QFN (9x9 mm) and shipped in tray packaging. It provides two configurable serial channels supporting UART, FIFO, I2C (master only), and SPI (master only) protocols simultaneously, plus two PD ports (PD port 1 dual-role, PD port 2 sink-only) for power negotiation up to 100 W. A USB bridge IC (also called a USB-to-UART bridge or USB interface controller) is a class of mixed-signal interface device that converts between USB host signaling and legacy or modern serial/parallel peripheral buses. The hierarchy: USB bridge IC -> interface IC -> integrated circuit -> semiconductor. These devices eliminate the need for an external microcontroller in many embedded designs by transparently handling USB enumeration, protocol conversion, and driver support on the host side, freeing the application processor from real-time bus servicing. Key features include USB 3.0 physical-layer compliance (operates at USB 2.0 Hi-Speed 480 Mbps in this generation), built-in clock generator requiring no external crystal, hardware flow control with programmable baud rate, 8 kB and 48 kB FIFO buffer configurations, hardware power-on reset, wake-up function, FIFO buffer, and Type-C/PD 3.0 dual-role negotiation. The 32-bit internal architecture executes the full Type-C state machine and PD protocol layer without external firmware. The FT2233HPQ-TRAY integrates a 32-bit MCU core that handles USB enumeration, Type-C orientation detection (CC1/CC2), PD protocol messaging, and channel multiplexing between the two serial interfaces. Two voltage supply rails are required: VCC (3.3 V nominal, 2.97 V to 3.63 V range) for I/O logic and an internal 1.2 V core rail (1.08 V to 1.32 V) generated by an internal LDO. Typical supply current is 22.37 mA during active USB enumeration. Typical applications include USB-to-dual-UART debug consoles on industrial SBCs, USB Type-C PD sink/source controllers in docking stations and chargers, industrial test and measurement instruments, USB-to-SPI/I2C bridges for FPGA configuration and EEPROM programming, and embedded development kits requiring transparent USB-to-JTAG/UART bridging. When designing with this device, route the CC1/CC2 lines with 5.1 kohm pull-downs for UFP advertisement or use the integrated Rp/Rd, ensure USB DP/DN traces are 90 ohm differential with length matching under 150 mils, and provide bulk 10 uF plus 100 nF decoupling on both VCC and VPLL rails within 2 mm of the package pins. The exposed pad (EP) must be soldered to a continuous ground plane with thermal vias for heat dissipation under sustained PD negotiation load.
FT230XS-R - USB 2.0 to UART Bridge, 3 Mbaud, SSOP-16 | FTDI
The FTDI FT230XS-R is a single-chip USB 2.0 Full Speed to basic UART bridge IC capable of UART data rates up to 3 Mbaud, housed in a 16-pin SSOP package with a typical operating current of only 8 mA. It integrates the complete USB protocol stack on-chip and is supplied on tape-and-reel (the R suffix) for automated assembly. A USB-to-UART bridge is a class of interface ICs that converts USB 2.0 packets into asynchronous serial data, sitting within the broader hierarchy: USB bridge -> UART interface IC -> interface IC -> integrated circuit. These devices let a host PC talk to a microcontroller or another UART-based peripheral through a virtual COM port created by the chip's driver stack, removing the need for an external MCU-side USB stack. Key features of the FT230XS-R include the complete FT-X series feature set, on-chip handling of the entire USB protocol, optimized pin count for compact PCB designs, configurable I/O drive strength, integrated power-on-reset, UART signal inversion option, internal 3.3V and 1.8V LDO regulators, low operating current of approximately 8 mA, USB suspend current of 125 uA, low USB bandwidth consumption, and UHCI/OHCI/EHCI host controller compatibility. Data rates from 300 baud to 3 Mbaud are supported. Technically, the FT230X contains a USB 2.0 Full Speed (12 Mbps) Serial Interface Engine (SIE), a USB protocol controller, and a UART FIFO controller. FTDI's royalty-free Virtual COM Port (VCP) drivers and D2XX direct drivers are available for Windows, macOS, Linux, and Android, and each chip ships with a unique USB identifier pre-programmed in on-chip OTP memory that designers can customize for OEM branding. Typical applications include USB-to-serial adapter cables, microcontroller programming and debug interfaces, industrial control panels, point-of-sale terminals, and embedded systems that need a quick USB connectivity upgrade over a legacy UART port. Its small SSOP-16 footprint suits space-constrained boards. A key design consideration is that the FT230X is optimized for low pin count and therefore lacks the full modem-control signal set (RTS/CTS/DTR/DSR/RI) found on the larger FT232 series. Designs requiring complete hardware handshake lines should verify signal availability before committing to the optimized pin count. This page synthesizes verified distributor pricing, drop-in alternative analysis, and practical design notes not found in the manufacturer datasheet, providing selection guidance beyond raw specification repetition.
FT230XS-U - USB to UART Bridge, 3MBd, SSOP-16 | FTDI
The FTDI FT230XS-U is a USB 2.0 Full Speed to asynchronous serial UART bridge IC housed in a 16-pin SSOP package, delivering data rates up to 3 MBaud with 8 mA typical operating current. It integrates the entire USB protocol stack on-chip, presenting a CDC virtual COM port or FTDI vendor DBC to the host operating system without external firmware development. A USB-to-UART bridge is a mixed-signal interface IC that converts USB differential signalling to a TTL/CMOS asynchronous serial stream, eliminating the need for a traditional RS-232 transceiver or MCU-based USB stack. The FT230X family sits in the broader USB-to-serial category alongside USB-to-SPI and USB-to-I2C bridges, providing the simplest serial-only path for adding USB to embedded designs where PCB real estate is constrained and a 4-wire UART is sufficient. The FT230XS-U operates from a 4.35 V to 5.25 V internal LDO-derived supply, presents a 512-byte buffer, and supports 7/8-bit data, 1/2 stop bits, odd/even/mark/space/no parity. It includes configurable CBUS pins (GPIO, Tx/Rx LED drive, clock output, sleep wake-up), integrated 3.3 V LDO output for external logic, and full USB suspend/resume signalling. Internal EEPROM stores VID, PID, product string, serial number and CBUS configuration. Typical applications include USB-to-RS232 adapter dongles, debug console interfaces for microcontrollers, USB firmware updaters, point-of-sale terminals, and industrial sensor nodes. The FT230XS-U is the SSOP-16 variant; the FT230XQ is the same die in QFN-16 for ultra-miniature boards. Design consideration: the part requires a 12 MHz external crystal or resonator on the crystal oscillator pins, a USB D+/D- 27 ohm series resistor pair, and VBUS decoupling. Drivers are available for Windows, macOS, Linux and Android as a CDC ACM device. This page combines distributor pricing, drop-in alternatives, and PCB-level design notes not collected in a single place on the manufacturer datasheet, supporting component selection and BOM risk reduction.
FT231XS-R - USB to Full UART Bridge IC, SSOP-20 | FTDI
The FTDI FT231XS-R is a USB-to-full-handshake-UART bridge IC that integrates a USB 2.0 Full Speed (12 Mbps) controller, on-chip USB transceiver, clock generation (no external crystal required), and full modem control lines (RTS/CTS, DTR/DSR, DCD, RI) into a single 20-pin SSOP package. It operates from a 4.5V to 5.25V internal LDO supply (VBUS tied to +5V from USB) and supports UART baud rates from 300 baud to 3 Mbaud. The -R suffix denotes tape-and-reel packaging for high-volume assembly. A USB-to-UART bridge IC is a class of interface device that converts USB signaling into a serial (asynchronous) UART protocol so that microcontrollers, microprocessors, and legacy serial peripherals can communicate with a host PC without an external MCU. Bridges belong to the broader category of USB interface ICs > interface ICs > integrated circuits, and the FT231X family specifically sits in the FT-X series second generation, succeeding the older FT232R. The FT231X family adds integrated MTP memory for user-configurable descriptor fields and is offered in three variants by feature set: FT230X (basic UART, fewer lines), FT231X (full modem UART, more GPIOs), and FT234X (TX/RX only). Key features of the FT231XS-R include full hardware handshake support (RTS, CTS, DTR, DSR, DCD, RI), four GPIO pins multiplexed with modem-control functions, an integrated 1024-byte EEPROM (MTP, user-configurable for VID/PID/product string/serial number), a wide operating temperature range of -40C to +85C industrial grade, and low-power suspend current of approximately 125 uA when the USB host is in suspend mode. The chip is RoHS compliant and ships in a small SSOP-20 footprint that drops onto the same PCB land pattern used by the FT232R (SSOP-28 is the larger legacy). The device is supported by FTDI's royalty-free VCP (Virtual COM Port) and D2XX direct-driver libraries, allowing seamless integration with Windows, macOS, Linux, and Android. Architecturally, the FT231XS-R uses an internal 48 MHz oscillator with on-chip PLL to derive the USB 12 MHz clock and the UART baud-rate generator, eliminating the external crystal that older USB-to-UART bridges required. The USB protocol stack is handled entirely in hardware/firmware on the chip, so no host-side USB stack or external MCU intervention is needed for basic UART pass-through. The integrated MTP memory (reprogrammable via USB from the host PC using FTDI's FT_PROG utility) lets OEMs customize VID/PID and descriptor strings without external EEPROM. Typical applications include industrial RS-232 / RS-485 dongles, debug and console ports on development boards, point-of-sale (POS) terminals, microcontroller-to-PC debug bridges, USB instrumentation probes, embedded firmware-flashing fixtures, and any design that needs a reliable, driver-supported USB-to-serial port with full modem-control signals. Its small SSOP-20 footprint and absence of an external crystal make it a strong choice for compact, low-BOM-count boards. When designing with the FT231X, ensure the USB D+/D- pair is routed as a 90 ohm differential trace and the VBUS pin is connected to +5V (or to a 3.3V rail for the FT231XQ variant). For designs migrating from the FT232R, note that the FT231X uses SSOP-20 (smaller than SSOP-28) so the PCB footprint must be redesigned, and the FT232R's external EEPROM is replaced by on-chip MTP memory. This page synthesizes distributor pricing, verified drop-in alternatives (FT231XQ-R for 3.3V operation and the FT230X family for reduced GPIO), and practical PCB layout notes not consolidated in the manufacturer datasheet.
FT232BL - USB UART IC, USB 2.0 Full-Speed, LQFP-32 | FTDI
The FTDI FT232BL is a 2nd-generation USB-to-UART interface IC that converts between USB and asynchronous serial data formats, housed in a 32-pin LQFP (7x7 mm) package. It supports USB 2.0 full-speed (12 Mbps) signaling, integrates a 3.3V LDO regulator, and provides a complete UART modem interface with hardware flow control (RTS/CTS/DTR/DSR/DCD/RI). The FT232BL operates from a single 4.35V to 5.25V supply, consumes approximately 25 mA typical operating current, and is USB-IF certified for seamless plug-and-play on Windows, macOS, Linux, and embedded operating systems. An external 93C46/93C56/93C66 EEPROM can be attached to customize USB VID/PID, product strings, and power descriptor fields. According to the FTDI datasheet (DS_FT232BL_BQ.pdf), the device supports UART data rates from 300 baud up to 3 Mbaud with 7 or 8 data bits and configurable parity. The internal clock is derived from a 6 MHz external crystal multiplied to 48 MHz via the on-chip PLL. The FT232BL is the LQFP-32 variant of the FT232B family, while the FT232BQ ships in a 32-pin QFN (5x5 mm) package. Compared to the later FT232R generation, the FT232BL requires an external crystal and external EEPROM, which adds BOM cost but offers more flexible oscillator tuning. The FT232BL also provides CBUS pins (CBUS0-CBUS5) that can be configured via EEPROM for functions such as PWREN#, SLEEP#, TXLED#, RXLED#, and clock outputs. This pin set makes the FT232BL a drop-in workhorse for microcontroller development boards, industrial USB-to-serial converters, programmer/debugger interfaces, and point-of-sale terminals. The integrated 3.3V LDO (pin 6) can supply up to 50 mA to external logic, eliminating the need for an external regulator in 3.3V MCU designs. Engineers should note that the FT232BL has been designated NRND (Not Recommended for New Designs) in favor of the FT232R/FT232H/FT-X series, but remains widely available through distribution channels for legacy designs. A USB UART bridge is a class of interface IC that handles the USB protocol stack on one side and presents a classical asynchronous serial (UART) interface on the other. It belongs to the broader USB-to-peripheral bridge category, sitting between USB controllers and simpler serial devices. USB UART bridges are essential when a host MCU or legacy equipment lacks native USB but needs to exchange bytes with a PC. In the component taxonomy, the FT232BL is an Interface IC > USB Bridge > USB-to-UART converter. Key features of the FT232BL include a 3 Mbaud maximum UART baud rate, integrated 3.3V LDO, full USB 2.0 full-speed compliance, six CBUS-configurable pins, hardware flow control on modem signals, and optional external 93C46/93C56/93C66 EEPROM support. The device integrates a clock multiplier PLL, eliminating the need for an external 48 MHz source. USB suspend and resume are handled in hardware, drawing less than 500 uA suspend current for battery-powered designs. The FT232BL architecture consists of an 8051-compatible USB protocol engine, FIFO controllers, UART engine, and a parallel CBUS configuration block. The 8051 core executes FTDI's firmware from internal ROM, which is why the part requires no external flash. Data flows from USB endpoint buffers through 384-byte TX and 128-byte RX FIFOs into the UART block. The 6 MHz external crystal is multiplied internally by an 8x PLL to generate 48 MHz for the USB block. Typical applications include microcontroller-to-PC serial bridges (Arduino-compatible boards, STM32 Nucleo, ESP32 debug logs), industrial RS-232/RS-422 adapters, USB programmer/debugger interfaces (JTAG/SPI bridges), barcode scanner interfaces, GPS module USB dongles, and legacy equipment modernization. The wide OS driver support makes the FT232BL a low-risk choice for cross-platform products. When designing, observe USB-IF signal-integrity guidelines: keep the D+/D- traces 90 ohm differential, length-matched within 2 mm, and route over a continuous ground plane. Add a ferrite bead on VBUS if the design is bus-powered and may be hot-plugged. This page synthesizes distributor pricing, drop-in and migration alternatives, and practical design notes not collected in the manufacturer datasheet alone, supporting faster sourcing decisions for engineers.
FT232HL - Hi-Speed USB to UART/FIFO Bridge, LQFP-48 | FTDI
The FTDI FT232HL is a single-channel Hi-Speed USB 2.0 (480 Mb/s) to multipurpose UART/FIFO bridge IC housed in a 48-pin LQFP (7x7 mm) package. It integrates USB PHY, protocol engine, and a configurable serial/parallel engine that can be set to UART, FIFO, FT1248, SPI, or I2C. The device is the lead-free, LQFP-packaged variant of the FT232H family and is the canonical USB-to-SPI/I2C bridge for USB-based test, programming, and bit-banging designs. A USB-to-UART/FIFO bridge (or USB bridge IC) is a mixed-signal interface device that translates USB packet transactions on the host side into a parallel or serial peripheral stream on the device side. In the system hierarchy it sits between the USB host controller (an upstream function) and an embedded MCU, FPGA, or sensor (a downstream function). Bridges like the FT232HL eliminate the need for an on-board MCU to handle USB protocol, offloading PHY, framing, and enumeration onto a certified, driver-supported chip. Within the broader taxonomy the FT232HL is: USB bridge -> serial interface IC -> interface IC -> integrated circuit. Key features include USB 2.0 Hi-Speed compliance (480 Mb/s), support for UART (up to 12 Mbaud), FIFO, FT1248, SPI host (up to 30 MHz via MPSSE) and I2C (up to 3.4 MHz) operating modes, an integrated 1.8V LDO, 3.3V I/O tolerance, and embedded 1024-byte EEPROM for VID/PID customization. The MPSSE (Multi-Protocol Synchronous Serial Engine) block lets the host drive SPI, I2C, and JTAG bit-bang streams directly from the USB endpoint, which is the FT232HL's signature use case. Internally the FT232HL uses a 60 MHz internal reference and a hardened USB 2.0 PHY. The same die is offered in QFN-32 (FT232HQ), LQFP-48 (FT232HL), and LQFP-48 (FT232HL-TRAY/REEL). All variants share the same MPSSE performance and feature set; only the pinout, thermal pad, and pin count differ. The -L suffix on FT232H denotes the lead-free LQFP-48 package option. Typical applications include USB-to-UART debug consoles, USB-to-SPI programmers for SPI flash and EEPROM, USB-to-I2C bridge boards, JTAG programming cables, and FPGA configuration loaders. Hobbyist and engineer-friendly boards like the Adafruit FT232H breakout and FTDI C232HM cable are built around this die. The wide driver support across Windows, macOS, and Linux (libFTDI, D2XX, VCP) reduces host-side integration effort. A key design consideration is the 480 Mb/s USB 2.0 Hi-Speed signaling: route the D+/D- pair as a 90-ohm differential, keep them length-matched, and place the 27-ohm series termination close to the FT232HL pins. Provide a solid ground pour under the LQFP thermal pad and tie VBUS through a 10uF bulk plus 100nF decoupling cap. Reset state on power-up is selected by the default EEPROM image; verify VID/PID values before software bring-up.
FT232HL-REEL - Hi-Speed USB to UART/FIFO Bridge | FTDI
The FTDI FT232HL-REEL is a single-channel Hi-Speed USB 2.0 (480 Mb/s) to multipurpose UART/FIFO bridge IC housed in a 48-pin LQFP (7x7 mm) package. It integrates USB protocol handling, a 480 Mb/s UTMI transceiver, and a configurable serial/parallel engine that can be switched between asynchronous UART (up to 12 Mbaud), FIFO-style asynchronous parallel, the FT1248 synchronous half-duplex bus (1/2/4/8 data lines, up to 30 Mbytes/s), plus MPSSE engines for SPI, I2C, and JTAG. Supply operates from 2.97 V to 3.63 V with on-chip 3.3 V LDO and 1.8 V core regulation; a separate VPLL rail decouples the 480 MHz PLL. A USB bridge IC is a mixed-signal interface that offloads USB host enumeration, descriptor handling, and frame/packet timing from the application MCU while presenting a simpler peripheral interface (UART, FIFO, SPI, I2C) to the downstream system. Bridges sit in the connectivity hierarchy below USB transceiver PHY and above the system MCU, with FTDI's MPSSE-capable Hi-Speed family occupying the high-throughput, multi-protocol tier between full-speed-only UART bridges (FT232R, CP2102N) and application-specific USB controllers. This positioning makes the FT232H useful for both field upgrades of legacy UART designs and new host-side instrumentation. Key differentiating features include Hi-Speed USB 2.0 at 480 Mb/s, configurable UART/FIFO/SPI/I2C/JTAG/FT1248 modes from a single part, the MPSSE engine that drives SPI master at up to 30 MHz, I2C up to 3.4 MHz, and JTAG, plus battery-charge detect (BC1.2) signaling support and an integrated 12 MHz to 480 MHz PLL with low-jitter output. The device exposes 16 flexible I/O pins in FT1248/fast-optical modes, allowing pin-count/bandwidth trade-offs without an external CPLD. Architecturally, the FT232HL-REEL pairs an internal UTMI Hi-Speed transceiver with a 480 MHz PLL and a proprietary protocol multiplexer. Compared to full-speed USB-to-UART parts, the FT232H's Hi-Speed pipe removes the 12 Mbaud practical ceiling and enables bulk streaming, while the multi-protocol mux replaces what would otherwise require several discrete bridges plus a USB hub. Typical applications include USB-to-UART debug bridges for microcontrollers, USB-to-JTAG/SPI/I2C programming and debug cables, USB logic analyzers and protocol testers, USB-based industrial instrumentation with field firmware upgrades, and embedded host adapters for legacy RS-232 peripherals. For audio, the fast FIFO and FT1248 modes can pump 24-30 Mbyte/s sustained, suitable for streaming 8-channel 24-bit audio at 192 kHz into a host. Designers should note that the LQFP-48 footprint requires a Hi-Speed USB layout: 90 ohm differential impedance on DP/DM, common-mode choke or ferrite bead on VBUS, and bulk + ceramic decoupling on VCC and VPLL. For EMI, FTDI's reference designs show series ferrite on VBUS and a common-mode choke near the connector, with the exposed pad (where present on the L package variant) tied to the analog ground pour for thermal dissipation. This page synthesizes distributor pricing, drop-in pin-compatible alternatives, and practical layout/design notes that are not aggregated in the manufacturer datasheet, including head-to-head comparisons versus the FT232HQ-REEL, FT2232HL, and FT600Q.
FT232RL-REEL - USB to UART Bridge IC, SSOP-28 | FTDI
The FTDI FT232RL-REEL is a single-chip USB to asynchronous serial (UART) data transfer interface housed in a 28-pin SSOP (SSOP-28-208mil) package supplied on tape and reel. It integrates the entire USB protocol on-chip, eliminating the need for USB-specific firmware programming, and supports UART data rates from 300 baud up to 3 Mbaud with full hardware handshaking. The device operates from a supply voltage of 3.3 V to 5.25 V (logic-rail tolerant I/O down to 1.8 V) and draws a typical supply current of 25 mA. A USB-to-UART bridge IC is a class of interface controller that translates between the Universal Serial Bus (USB) protocol and asynchronous serial (RS-232-style UART) signaling, allowing legacy microcontrollers and embedded designs to gain a USB connectivity port without writing low-level USB stack code. Within the broader power-management and connectivity taxonomy, the FT232RL belongs to the interface IC family, sitting alongside RS-232/RS-485 transceivers, I2C/SPI bridges, and CAN controllers as a host-side communication protocol converter. Key features include an integrated 3.3 V LDO regulator that powers the internal USB transceiver, an on-chip 12 MHz oscillator with optional external clock input, 1 KB of programmable EEPROM for vendor/product descriptors and CBUS pin configuration, and configurable CBUS pins that can be assigned to functions such as TX/RX LED drivers, clock output, or GPIO. The IC supports USB 2.0 Full Speed (12 Mbps) and provides four modem-control signals (RTS, CTS, DTR, DSR) plus DCD and RI for legacy serial handshaking. The architecture combines a USB Serial Interface Engine (SIE) with a 16-byte transmit buffer and 16-byte receive buffer FIFO, an embedded UART engine, and a flexible CBUS I/O subsystem. This hardware partitioning allows the host MCU to communicate through a standard serial port while the FT232RL handles all USB enumeration, descriptor loading, and bus signaling. Typical applications include microcontroller-to-USB bridges for firmware debug consoles, industrial sensor data loggers, point-of-sale (POS) terminals, USB dongles for wireless modules, and legacy RS-232 equipment modernization. It is also widely embedded inside FPGA development boards and 3D printer controllers as a USB debug/programming port. When designing with the FT232RL, observe the official FTDI hardware design guidelines: provide a 27 ohm series resistor on each USB differential pair, place the 12 MHz crystal within 5 mm of the XIN/XOUT pins with a guard ground ring, and connect VBUS to the 5 V supply through a 10 kohm resistor for bus-powered designs. Failure to follow the reference layout can degrade USB signal integrity and cause enumeration failures. This page synthesizes distributor pricing, drop-in alternatives, and practical design notes not found in the manufacturer datasheet, providing a single-page engineering reference for selecting, sourcing, and laying out the FT232RL-REEL.
FT232RQ - USB to UART Bridge IC, QFN-32 | FTDI
The FTDI FT232RQ is a single-chip USB to asynchronous serial data transfer interface housed in a 32-pin QFN (5x5 mm) package. It integrates the entire USB protocol on-chip, so no USB-specific firmware programming is required by the host microcontroller, and it enumerates as a standard COM port using FTDI's Virtual COM Port (VCP) driver or as a custom device using the D2XX direct driver. The device operates from a single 3.3 V to 5.25 V supply, supports USB Full Speed (12 Mbps), and offers data rates from 300 baud up to 3 Mbaud in standard mode plus additional clock-relative baud rates. A USB-to-UART bridge is a protocol converter that translates USB signalling into a generic asynchronous serial interface (RS-232-style UART). It sits at the boundary between a USB host and an embedded MCU, sensor, or industrial controller that exposes only UART. Compared to native USB on microcontrollers, a dedicated bridge removes the need for on-chip USB peripherals, crystal matching, or impedance-controlled PCB routing, simplifying hardware design and shortening time-to-prototype. Bridges like the FT232R family belong to the broader category of interface ICs, alongside RS-232/RS-485 transceivers and CAN/LIN controllers. Key features of the FT232RQ include an integrated 3.3 V LDO regulator with external power output, integrated 12 MHz oscillator, integrated power-on-reset circuit, and configurable CBUS I/O pins for status LEDs, TX/RX LEDs, or general-purpose handshaking. It also supports FTDI's Bit-Bang mode, allowing the eight UART/handshake pins to be used as a general-purpose bidirectional parallel I/O port under software control - a popular feature for FPGA configuration, EEPROM programming, and JTAG bridging. The FT232RQ uses a dedicated USB transceiver and serial-parallel engine block; data from the USB endpoint is buffered in a 384-byte transmit and 128-byte receive FIFO and then clocked out by an internal baud-rate generator. The device is USB 2.0 Full Speed compatible and works with UHCI/OHCI/EHCI host controllers. Its low operating and suspend currents make it suitable for bus-powered designs and battery-powered accessories. Typical applications include USB-to-RS232 adapter dongles, microcontroller debug and programming interfaces (Arduino bootloaders, ESP8266/ESP32 firmware flash bridges), industrial instrumentation with USB diagnostics ports, point-of-sale terminals, USB-to-JTAG/SPI bridges via Bit-Bang mode, and embedded debug consoles on FPGAs and DSPs. The wide 3.3 V to 5.25 V supply range covers both 3.3 V and 5 V logic targets. When designing with the FT232RQ, note that this part is in the FTDI product family as an EOL/NRND variant; the active direct replacement is the FT232RNQ in the same QFN-32 package. Add 27 ohm series resistors on USB D+/D- if the datasheet recommendation is required, and place the decoupling capacitors as close as possible to VCC and the internal 3V3OUT pin to keep noise off the analog regulator. This page synthesizes distributor pricing, drop-in QFN-32 alternatives from FTDI's RN family and Infineon's CY7C65213, and practical design notes not collected in the FT232R datasheet alone.
FT232RQ-REEL - USB to UART Bridge, 32-QFN (5x5) | FTDI
The FTDI FT232RQ-REEL is a single-chip USB to asynchronous serial data transfer interface IC integrating a USB 2.0 Full Speed protocol stack with a UART (Universal Asynchronous Receiver/Transmitter) bridge in a 32-pin QFN (5x5 mm) package. It operates from a single 3.3 V to 5.25 V supply, supports data rates up to 3 Mbaud (RS-232 style), and exposes modem-control handshake lines (RTS/CTS, DTR/DSR, DCD, RI) alongside TXD/RXD through its USB-UART bridge. The device requires no external oscillator because the on-chip 12 MHz crystal and PLL generate all required clocks, and the entire USB protocol is handled on-chip. A USB-to-UART bridge (also called a USB-serial converter or USB CDC virtual COM port controller) is a class of interface IC that translates USB packets into asynchronous serial frames so legacy RS-232/RS-485/RS-422 peripherals can connect to a modern host that has dropped legacy ports. Within the broader hierarchy, it sits under Interface ICs > USB Bridges > Serial Interface ICs > Communication Semiconductors, and is one of the most common ways to add a virtual COM port to embedded designs, industrial equipment, and test instruments. Key features of the FT232RQ-REEL include integrated 3.3 V LDO regulator output for system rails, configurable CBUS I/O pins, low operating and USB suspend current, UHCI / OHCI / EHCI host controller compatibility, USB 2.0 Full Speed compliance, and a -40 °C to +85 °C extended operating temperature range. It supports FIFO, FT245-style synchronous FIFO, async bit-bang, sync bit-bang, MPSSE, and FT1248 modes through its driver-controlled multiprotocol engine, and it enumerates as a standard USB CDC device so most operating systems load a built-in VCP driver. Architecturally, the FT232RQ-REEL combines a USB 2.0 physical layer (PHY), a serial interface engine (SIE), a 1 kB buffer, an internal clock generator, and a UART core with modem-control signals. The 32-pin QFN with exposed pad provides a thermal pad connection and small footprint, enabling compact dongle and embedded designs. The part is supplied on a 3,000-piece tape and reel reel as the -REEL ordering suffix indicates. Typical applications include USB-to-RS232 converter cables and dongles, microcontroller debug console ports, industrial PLC programming ports, point-of-sale (POS) terminals, and USB instrument control for test and measurement gear. The wide 3.3 V to 5.25 V supply range lets it interface with both 3.3 V MCUs and legacy 5 V logic. When designing with this part, observe the USB-IF signal-integrity layout guidelines: route the USB D+/D- pair as a 90 Ω differential, keep the 12 MHz crystal traces short, and provide a solid ground reference under the QFN exposed pad. Note that the FT232RQ has moved to NRND/EOL per FTDI product page; for new designs the pin-compatible FT232RNQ is recommended as the drop-in successor. This page synthesizes distributor pricing, drop-in compatible alternatives, and practical design notes that supplement the FTDI datasheet, helping engineers select, source, and integrate the FT232RQ-REEL with full confidence in its parameters, alternatives, and lifecycle status.
FT260Q-T - USB 2.0 to I2C/UART Bridge QFN-28 | FTDI
The FTDI FT260Q-T is a HID-class USB 2.0 full-speed (12 Mbps) to I2C/UART interface bridge controller housed in a 28-pin WQFN (5x5 mm) package, operating from a 4.5V to 5.5V supply and rated from -40C for industrial environments. A USB bridge controller is a type of interface IC that sits within the broader connectivity hierarchy of USB hub and bridge controllers in the semiconductor product taxonomy. Its role is to translate between a USB bus on one side and a simpler serial protocol such as I2C or UART on the other, allowing a host PC to communicate with sensors, human interface peripherals, and embedded devices without custom kernel drivers. The defining feature of the FT260 is its USB HID class implementation: because it enumerates as a standard Human Interface Device, it works with the HID class drivers built into Windows, macOS, and Linux, eliminating the need to install vendor-specific drivers. The FT260Q is highly integrated, containing the USB 2.0 full-speed transceiver, an internal LDO regulator that generates the 3.3V reference for the USB transceiver cell, and both an I2C master/slave engine and a UART engine. According to FTDI, the part has been granted USB-IF Test-ID (TID) 40001720, confirming USB 2.0 compliance. FTDI ships the FT260 family in two small 28-pin packages: the FT260Q in WQFN and the FT260S in TSSOP, targeting sensor and human interface peripheral applications such as touch controllers, sensor hubs, battery monitors, and industrial adapters. The -T suffix denotes tray packing (490 pieces per tray); the -R suffix denotes 2500-piece tape and reel. In typical designs, the FT260 connects to an I2C slave device such as an IO expander or sensor through SDA/SCL lines, or to an MCU UART for serial console access. Because power is sourced from the 5V USB VBUS, no external supply is needed in most applications. Designers should note the 4.5V to 5.5V supply constraint: when interfacing with 3.3V or 1.8V I2C devices, level shifting or the internal configuration options in the FT260 programming utilities must be considered. This page synthesizes distributor availability, drop-in alternatives, and practical design notes not found in the manufacturer datasheet.
FT4222HQ-D-R - USB 2.0 to Quad SPI/I2C Bridge | FTDI
The FTDI FT4222HQ-D-R is a Hi-Speed USB 2.0 to Quad-SPI / I2C device controller packaged in a 32-pin VQFN-EP (5x5 mm) and supplied on Tape & Reel. It bridges a USB 2.0 High/Full Speed upstream port to up to four downstream SPI slave devices (configurable as one Quad-SPI or four independent SPI channels) plus an I2C controller capable of up to 53.8 Mbps aggregate throughput. A USB bridge IC is a mixed-signal interface device that converts one serial bus protocol into another so a host CPU can talk to peripherals it cannot address natively. In the FT4222H the USB 2.0 PHY and protocol stack sit on one side, while the downstream side exposes configurable SPI (single/dual/quad mode) and an I2C master/slave controller. This places the part inside the broader hierarchy: USB bridge -> serial interface IC -> interface & connectivity -> mixed-signal semiconductor. Key features include support for multi-voltage I/O (3.3 V, 2.5 V, or 1.8 V VCCIO), an integrated 5 V1 to 3.3 V LDO requiring no external regulator, 128 bytes of OTP memory for vendor information, and an external 12 MHz crystal that feeds the internal PLL. The VQFN-EP package provides a low-thermal-resistance pad that allows sustained USB bus-powered operation without external heatsinking. GPIOs are multiplexed with the SPI data lines, allowing flexible board design. The FT4222H uses a Hi-Speed USB 2.0 PHY with on-chip termination and a serial-interface engine, offloading all protocol handling from the host MCU. Suspend/resume, remote wake-up, and bus-powered operation are handled in hardware, which is why the part is widely used in plug-and-play dongles, LCD/LED display controllers, and industrial sensor hubs. Typical applications include USB-to-SPI display bridges for TFT/OLED panels, USB-to-I2C sensor hubs, industrial USB instrumentation, and evaluation modules for FPGA/CPLD programming. The combination of Quad-SPI throughput and I2C in a single chip is particularly useful when a single USB port must drive both a high-bandwidth display and a cluster of low-speed sensors. When designing with this part, place the 12 MHz crystal within 5 mm of the XIN/XOUT pins and provide a solid ground pour under the exposed pad. Add 100 nF decoupling on each VCCIO rail and 4.7 uF on VBUS. The OTP memory is write-protected after the first programming cycle, so commit vendor data only once. This page synthesizes distributor pricing, drop-in alternatives, and practical design notes not found in the standalone FTDI datasheet, giving procurement and engineering teams a single reference for the FT4222HQ-D-R.
FT4222HQ-R - USB 2.0 to Quad SPI/I2C Bridge | FTDI | 32-VQFN
The FTDI FT4222HQ-R is a Hi-Speed USB 2.0 to Quad SPI/I2C device controller housed in a compact 32-pin VQFN package with 5 mm x 5 mm body and 0.5 mm pitch. It supports USB 2.0 High-Speed (480 Mbps) and Full-Speed (12 Mbps) modes and bridges the USB host to SPI (single, dual, quad modes) and I2C peripherals with data rates up to 53.8 Mbps on the SPI side. A USB Bridge IC is a category of interface controller that translates USB transactions into serial protocols such as UART, SPI, I2C, or GPIO so that a host PC or embedded processor can communicate with downstream devices using only USB. The FT4222H family fits the USB-to-SPI/I2C sub-segment of this hierarchy, and within the FTDI portfolio sits alongside the FT232H (USB-to-UART/SPI/FIFO) and FT260 (USB-to-I2C) parts. Key features include multi-voltage I/O support at 3.3 V, 2.5 V, or 1.8 V, four configurable GPIO pins with adjustable drive strength and slew rate, and 128 bytes of one-time-programmable (OTP) memory for storing vendor-specific configuration via the FT_PROG utility. The internal PLL derives all required clocks from an external 12 MHz crystal, so no external clock generator is needed. The FT4222HQ-R uses FTDI's established USB protocol stack, freeing the host from writing low-level USB firmware: the on-chip hardware handles enumeration, descriptors, and bulk/isochronous transfers automatically. The device presents as a vendor-specific USB class, and FTDI provides royalty-free D2XX and LibFT4222 host drivers for Windows, macOS, and Linux. Compared with discrete USB microcontrollers, the FT4222H approach eliminates firmware development, regulatory USB compliance work, and the need for a HID or vendor-class driver on the host side. Typical applications include USB-to-SPI bridges for touch-screen controllers and display panels, USB-to-I2C bridges for EEPROM programming and sensor hubs, USB-controlled GPIO expansion for industrial test fixtures, prototyping interfaces for FPGA configuration flash, and USB DAQ front-ends that stream SPI ADC samples to a host PC at high speed. Designers typically choose the FT4222HQ-R when they need a drop-in, driver-supported USB interface without writing embedded firmware. When designing with the FT4222HQ-R, pay close attention to PCB layout: keep the 12 MHz crystal traces short and symmetric, place the bulk USB VBUS capacitor close to the VCC pin, and provide a solid ground plane beneath the exposed thermal pad to meet USB-IF radiated-emissions requirements. The VIO rail must be sequenced after the 3.3 V core supply to avoid latch-up on the multi-voltage I/O banks; FTDI's reference schematic shows a simple RC delay from VCC to VIO for this purpose. This page synthesizes distributor pricing, pin-compatible alternatives, and practical design notes that are not aggregated on a single manufacturer or distributor page.