ENC28J60T-I/SS - 10BASE-T Ethernet Controller | Microchip
MPN: ENC28J60T-I/SS ✓ Hoạt độngENC28J60T-I/SS Tóm tắt
An Ethernet controller is an interface IC that manages the hardware-level transfer of frames between a host processor and a physical network. The ENC28J60 combines three principal functions in one device: a media access controller for Ethernet frame handling, a 10BASE-T PHY for connection to twisted-pair cabling, and a serial peripheral interface for communication with the host. This integration places the part within the broader hierarchy of network interface controller, interface IC, and semiconductor categories.
Key features include support for IEEE 802.3 specifications, multiple packet-filtering schemes, an internal DMA module for fast data throughput, hardware-assisted checksum calculation, and an interrupt output for host notification. Its 8 KB buffer RAM allows Ethernet data to be buffered between network activity and host transactions. The 3.1 V to 3.6 V operating range and approximately 160 mA supply current are suitable for systems using a regulated 3.3 V rail.
The ENC28J60 architecture separates host access from Ethernet processing through SPI while handling lower-level network tasks internally. Hardware-assisted checksums reduce processing load on the host microcontroller, while the internal DMA supports efficient movement of packet data. The manufacturer datasheet also notes that the oscillator requires a parallel-resonance crystal and provides examples for both crystal and external-clock arrangements, giving designers several implementation options for the timing subsystem.
Typical applications include industrial Ethernet nodes, building-automation endpoints, embedded web servers, data loggers, access-control terminals, and IoT gateways that require a compact 10BASE-T network interface. It is especially useful where the host already has an SPI peripheral and board area is constrained. Because the controller supports only 10BASE-T, design engineers should evaluate it against current network requirements rather than assume support for 100BASE-TX or gigabit Ethernet.
A key design consideration is the Ethernet physical-layer implementation. Follow the manufacturer’s recommended oscillator, magnetic-isolation, and termination circuits, and place the high-speed differential network section away from noisy digital and switching-power circuitry. Because the host must initialize the controller and interpret interrupts, firmware support for the ENC28J60 register and buffer model is also required.
This product page combines the manufacturer’s core controller specifications with practical implementation guidance, qualified comparison points, and design notes that help engineers evaluate the ENC28J60T-I/SS before committing a compact embedded Ethernet design to production.
Bộ thay thế dễ dàng lắp đặt cho ENC28J60T-I/SS — cùng gói, chân-to-chân tương thích. Các bộ phận yêu cầu hàn PCB bị loại trừ.
Các biến thể trong loạt này
Các mẫu cùng loạt có thể lắp đặt dễ dàng tương thích với ENC28J60T-I/SS (cùng hình factor và footprint) — khác nhau ở Package, Ethernet Standard, Host Interface, Integrated Functions, Controller Type.
ENC28J60/SS
✅ Drop-InLiên hệ để biết giá
Xem tài liệu →ENC28J60T/SS
✅ Drop-InLiên hệ để biết giá
Xem tài liệu →ENC28J60T-I/SS Thông số kỹ thuật
| Controller Type | Stand-alone Ethernet controller |
| Ethernet Physical Layer | 10BASE-T |
| Integrated Functions | MAC and PHY |
| Buffer RAM | 8 KB |
| Host Interface | SPI |
| Supply Voltage Range | 3.1 V to 3.6 V |
| Điện áp cung cấp | 160 mA |
| Số chân | 28 pins |
| Hộp | 28-pin SSOP, 5.30 mm width |
| Kiểu lắp đặt | Surface mount |
| Ethernet Standard | IEEE 802.3 |
| Internal Data Transfer | DMA |
| Checksum Support | Hardware-assisted checksum calculation |
| Packet Filtering | Multiple packet-filtering schemes |
| Host Notification | Interrupt pin |
| Clock Source | Parallel-resonance crystal or external clock source |
| Ethernet Data Rate | 10 Mbps |
Hướng dẫn cấu hình chân ENC28J60T-I/SS 28-pin ssop, 5.30 mm width
Cấu hình chân cho ENC28J60T-I/SS (28-pin ssop, 5.30 mm width gói). Số thứ tự chân, chức năng và sơ đồ kết nối được xác định trong tài liệu thông số kỹ thuật của nhà sản xuất. Tham khảo nó để biết footprint và hướng dẫn hàn chính xác.
Không có dữ liệu chân cụ thể sẵn có cho ENC28J60T-I/SS.
Tham khảo: tài liệu kỹ thuật cho cấu hình chân đầy đủ.
Ứng dụng tiêu biểu
ENC28J60T-I/SS phù hợp cho 6 Áp dụngs: Embedded Industrial Control Node, IoT Gateway with Wired Backhaul, Embedded Web Server, Building Automation Endpoint, Data Logger and Condition Monitor, Access-Control and Security Terminal.
Embedded Industrial Control Node
The ENC28J60T-I/SS fits compact industrial controllers that need deterministic wired-network access without a separate Ethernet MAC or PHY. Its integrated 10BASE-T MAC and PHY, 8 KB buffer RAM, SPI host interface, and 3.1 V to 3.6 V supply range reduce component count while supporting common 3.3 V systems. An ATSAM4E16EA-AU-class controller can handle the peripheral and network software while the ENC28J60 manages frame transfer, DMA movement, and checksum assistance. The 10 Mbps rate should be checked against production traffic and cable-plant expectations.
Được đề xuất
IoT Gateway with Wired Backhaul
The ENC28J60T-I/SS provides a compact 10BASE-T backhaul for an IoT gateway that also has wireless or sensor-facing interfaces. Its integrated MAC/PHY eliminates separate Ethernet physical-layer hardware, and the 8 KB buffer supports packet handling between SPI transactions and network activity. The approximately 160 mA supply current must be included in a 3.3 V power-budget review, while the 28-pin SSOP package supports compact PCB layouts. Use the interrupt output and internal DMA to keep the gateway host responsive.
Được đề xuất
Embedded Web Server
The ENC28J60T-I/SS is appropriate for embedded web-server projects where a host already supports SPI and the application requires only 10BASE-T connectivity. The controller’s hardware-assisted checksum calculation and internal DMA reduce network-processing overhead, while the 8 KB buffer allows Ethernet frames to be staged between the physical network and host. An ATSAM4S4BA-AN can run the device firmware and HTTP application. Firmware must initialize the controller registers, handle interrupts, and maintain the required frame buffers.
Được đề xuất
Building Automation Endpoint
The ENC28J60T-I/SS can add wired communications to a building-automation endpoint such as a room controller, sensor gateway, or HVAC interface. Its low 10 Mbps Ethernet rate suits supervisory traffic, status reporting, and configuration exchanges, while the integrated MAC/PHY and SPI interface keep the hardware compact. The 3.1 V to 3.6 V operating range aligns with a 3.3 V system rail, and the 28-pin SSOP supports dense boards. Network design should preserve the manufacturer’s required physical-layer layout around the controller.
Được đề xuất
Data Logger and Condition Monitor
The ENC28J60T-I/SS is useful in compact data loggers that periodically upload measurements to a wired network. The 8 KB buffer RAM can hold Ethernet data while the host records sensor information, and the SPI interface provides a straightforward connection to small microcontrollers. Its 10BASE-T MAC/PHY integration avoids a separate Ethernet transceiver in space-constrained instruments. Design around the approximately 160 mA operating supply current and implement host-side buffering so bursts do not exceed the available 8 KB Ethernet buffer.
Được đề xuất
Access-Control and Security Terminal
The ENC28J60T-I/SS can support wired access-control or surveillance-adjacent terminals that exchange low-bandwidth status and command traffic. The integrated 10BASE-T MAC/PHY supports direct Ethernet framing, while SPI allows a secure microcontroller or application processor to manage credentials and control logic. The device’s 3.3 V-class supply range and compact SSOP package simplify integration into distributed panels. Designers should size the host firmware for the controller’s register model, maintain interrupt handling, and verify the finished product’s temperature requirements.
Được đề xuất
Tóm tắt các sản phẩm được đề xuất
Dữ liệu tham khảo kỹ thuật cho ENC28J60T-I/SS — so sánh, hướng dẫn thiết kế và thông tin tuân thủ.
Hướng dẫn chọn lựa
So sánh với các sản phẩm thay thế
| Tham số | Sản phẩm này | ENC28J60/SS | ENC28J60T/SS |
|---|---|---|---|
| Package | 28-pin SSOP | 28-pin SSOP | 28-pin SSOP |
| Brand | Microchip Technology | Microchip Technology | Microchip Technology |
| Controller Function | Stand-alone Ethernet controller | Stand-alone Ethernet controller | Stand-alone Ethernet controller |
| Ethernet Standard | IEEE 802.3 | IEEE 802.3 | IEEE 802.3 |
| Physical Layer | 10BASE-T | 10BASE-T | 10BASE-T |
| Host Interface | SPI | SPI | SPI |
| Integrated Functions | MAC and PHY | MAC and PHY | MAC and PHY |
| Buffer RAM | 8 KB | 8 KB | 8 KB |
| Supply Voltage Range | 3.1 V to 3.6 V | 3.1 V to 3.6 V | 3.1 V to 3.6 V |
| Temperature-Grade Suffix | -I/SS ordering designation | Different ordering suffix | T/SS ordering designation without -I suffix |
Bảo phân biệt quan trọng
- Integrated network interface reduces external Ethernet hardware (vsENC28J60T/SS)
- Same SSOP footprint supports qualification of two ordering options (vsENC28J60/SS)
- Compact standalone Ethernet function (vsENC28J60T-I/SO)
Ghi chú thiết kế
Use the Microchip ENC28J60 datasheet’s recommended Ethernet application circuit and place the differential Ethernet section away from switching regulators, high-current traces, and noisy digital clocks. Route the PHY and magnetic-isolation connections as shown in the manufacturer layout example, and provide the specified termination and decoupling. The 28-pin SSOP footprint is compatible with the listed alternatives, but the exact pin assignments must still be checked against the selected ordering suffix.
Budget the approximately 160 mA supply current from a stable 3.3 V rail while allowing operation across the stated 3.1 V to 3.6 V range. Place the controller’s local bypass capacitors at their power and ground pins and keep the Ethernet magnetics and PHY supply routing separate from sensitive analog or signal paths. Confirm the host supply’s startup behavior so the controller does not begin Ethernet activity before the rail is valid.
The ENC28J60 oscillator design requires a parallel-resonance crystal; using a series-resonance crystal can produce a frequency outside the crystal manufacturer’s specification. Follow the manufacturer’s crystal or external-clock circuit and account for oscillator start-up and stability in firmware. Also avoid substituting ENC28J60T-I/SO for the target because the SOIC footprint requires a different PCB layout.
Treat the Ethernet differential pair and PHY connection as a controlled layout rather than general-purpose digital routing. Keep the trace path short, maintain the geometry specified by the application circuit, provide the intended magnetic isolation, and avoid placing test points or unrelated high-speed signals along the same region. If the system also uses fast SPI routing between the host and controller, separate switching return currents from the sensitive Ethernet section where practical.
Thông tin tuân thủ
Compliance declarations and qualification status require confirmation from the current Microchip product documentation or declaration for the exact ordered MPN.
