Altera

EP20K600CF672C-7ES - APEX 20KC FPGA 600K Gates 672-BGA | Altera

MPN: EP20K600CF672C-7ES ✗ Cuối đời

1.8 V (typical APEX 20KC, exact value per datasheet) Vdss 672-ball FCBGA (FineLine BGA), 45 x 45 mm, 1.27 mm pitch Package 1666.6 MHz Speed

Yêu cầu báo giá

MOQ: 1 |

Xem tài liệu kỹ thuật (PDF) Xem các bộ thay thế

Số lượng

EP20K600CF672C-7ES Tóm tắt

The Altera EP20K600CF672C-7ES is a high-density APEX 20KC Field-Programmable Gate Array (FPGA) IC delivering approximately 600,000 system gates, 508 inputs, and 504 user I/Os, fabricated on a 0.15-micron all-layer copper process and housed in a 672-ball FineLine BGA (FCBGA) package measuring 45 x 45 mm with 1.27 mm pitch. It operates over a commercial 0C to 85C temperature range with a -7 speed grade and supports a maximum clock frequency of approximately 1666.6 MHz with a propagation delay around 1.6 ns.

An FPGA (Field-Programmable Gate Array) is a semiconductor device built around an array of configurable logic blocks (CLBs), embedded memory blocks (ESBs in the APEX 20K family), and programmable interconnect that can be reconfigured after manufacturing to implement arbitrary digital logic. FPGAs sit at the top of the programmable-logic hierarchy alongside CPLDs and are typically deployed where fixed-function ASICs are uneconomical or where in-field reprogrammability is required. The APEX 20KC family uses a MultiCore architecture combining fine-grained LUT-style logic with dual-port SRAM blocks and supports LVDS, PCI, and GTL+ I/O standards.

Key features of the EP20K600CF672C-7ES include a logic-element count in the hundreds of thousands, 24 LAB rows by 24 LAB columns (typical for the 600K gate member), embedded system blocks (ESBs) totaling 248 Kbits of dual-port RAM, 4 phase-locked loops (PLLs), and support for boundary-scan (JTAG) IEEE 1149.1 in-system configuration via EPC configuration devices. The -7ES suffix indicates the commercial temperature grade and the 672-pin FCBGA package used in Enhanced-configuration System-mode applications.

The EP20K600CF672C-7ES is built on a 0.15-micron all-layer copper-metal CMOS process, which provides 35% faster design performance than the APEX 20KE family. This process node enables higher integration, lower core voltage, and improved signal integrity relative to the prior APEX 20K generation. Each embedded system block (ESB) implements true dual-port memory with independent read/write clocks, making the device suitable for high-throughput FIFO and buffer applications.

Typical applications include high-speed telecommunications backplanes, ASIC prototyping, video and image processing pipelines, data-acquisition systems, and legacy industrial-control logic replacement. Designers selecting the EPEX 20KC family typically need hundreds of thousands of gates with significant on-chip memory and high I/O count, and they value the device's mature tool-flow support through Altera Quartus. The 672-ball FCBGA package provides high-density interconnect for designs requiring 488+ user I/Os.

When designing with this device, ensure the PCB has a sufficient number of signal layers (typically 8-12) to route the FCBGA ball grid, and observe Altera's decoupling and ground-pour guidelines from the APEX 20KC handbook. Configuration via an EPC16 or EPC8 serial configuration device is typical for production, while JTAG allows in-system reprogramming during development.

Bộ thay thế dễ dàng lắp đặt cho EP20K600CF672C-7ES — cùng gói, chân-to-chân tương thích. Các bộ phận yêu cầu hàn PCB bị loại trừ.

Các biến thể trong loạt này

Các mẫu cùng loạt có thể lắp đặt dễ dàng tương thích với EP20K600CF672C-7ES (cùng hình factor và footprint) — khác nhau ở Process Technology, Propagation Delay, Speed Grade, Device Type, Package.

EP20K400CF672C-7ES

Altera

Process Technology: 0.15 um CMOS

Package: 672-BGA (FineLine BGA, 1.00 mm pitch)