EP20K100QI240-2 vs EP20K100QC240-1XV 比較

詳細並排比較 EP20K100QI240-2 由 Intel 與 EP20K100QC240-1XV 由 Intel. 比較關鍵規格、電氣參數、封裝、生命週期狀態、價格與供貨情況,以找出最符合您設計需求的元件。

規格比較

參數 EP20K100QI240-2 EP20K100QC240-1XV
品牌 Intel Intel
類別 FPGA & CPLD FPGA & CPLD
生命週期狀態 NRND Obsolete
Family APEX 20K —
Series EP20K100 APEX 20K
Device Type Field Programmable Gate Array (FPGA) —
Typical Gates 100,000 —
Logic Elements / Cells 4,160 —
Embedded RAM Bits 53,248 —
Number of Logic Elements 4,160 —
User I/Os 189 189
Number of Dedicated Inputs 4 —
Global Clocks 4 —
Propagation Delay 1.6 ns —
Maximum Internal Frequency 200 MHz 250 MHz
Core Voltage 2.5 V —
Process Technology 0.22 µm CMOS 0.22 um CMOS
Package Type 240-pin Power QFP (PQFP / BFQFP) —
Pin Pitch 1.27 mm —
工作溫度 0 °C to +85 °C (Commercial) 0C to +85C (commercial) / -40C to +85C (industrial variant)
安裝類型 Surface Mount Surface Mount (gull-wing leads)
Lead Finish Tin-Lead (SnPb) —
RoHS 狀態 [DATA_NEEDED: rohs status] Non-compliant (legacy PQFP, non-LEAD-FREE process)
Device Family — APEX 20K (MultiCore architecture)
System Gates — 100,000 gates
Logic Elements (Cells) — 4,160
Embedded Memory — 53,248 bits
Dedicated Inputs — 4
PLLs — 4
Core Supply Voltage (VCCINT) — 2.5 V nominal (2.375 V to 2.625 V)
I/O Supply Voltage (VCCIO) — 3.3 V / 5 V tolerant
Propagation Delay (tpd) — 2.5 ns
封裝 — 240-pin PQFP (32 x 32 mm, 0.5 mm pitch)
Configuration Interface — JTAG / serial (EPC configuration device)
生命週期狀態 — Obsolete / last-time-buy per Altera PCN

資料表與資源

瀏覽所有產品 建立 BOM 索取報價