EP20K400GC655-2V vs EP20K400GC655-1V 比較
詳細並排比較 EP20K400GC655-2V 由 Altera 與 EP20K400GC655-1V 由 Altera. 比較關鍵規格、電氣參數、封裝、生命週期狀態、價格與供貨情況，以找出最符合您設計需求的元件。
規格比較
| 參數 | EP20K400GC655-2V | EP20K400GC655-1V |
|---|---|---|
| 品牌 | Altera | Altera |
| 類別 | FPGA & CPLD | FPGA & CPLD |
| 生命週期狀態 | 最後購買 | Obsolete |
| Series | APEX-20KC | — |
| Family | APEX 20KC (1.8 V, LVDS) | APEX 20KE |
| Logic Elements | 16,640 | 16,640 |
| Total RAM Bits | 212,992 | — |
| System Gates | ~400,000 (typical marketing figure) | — |
| Number of I/O | [DATA_NEEDED: I/O count] | — |
| Core Voltage (VCCINT) | 2.375 V to 2.625 V (nominal 2.5 V) | — |
| Propagation Delay | 3.000 ns | 2.5 ns |
| Process Technology | CMOS, 0.18 um | 0.22 µm CMOS |
| LVDS Support | Yes | Yes |
| 封裝 | 655-CPGA (62.48 x 62.48 mm) | CBGA-655 (Ceramic Ball Grid Array) |
| Package Type | Ceramic Pin Grid Array, through-hole | — |
| 安裝類型 | Through-hole (CPGA) | — |
| Speed Grade | -2 | — |
| 工作溫度 | [DATA_NEEDED: temperature grade] | — |
| RoHS 狀態 | unknown | — |
| Lead-Free | unknown | — |
| Architecture | MultiCore (LUT + product-term + embedded memory) | — |
| Typical Gate Count | — | 400,000 gates |
| Embedded Memory | — | 212,992 bits |
| Maximum User I/O | — | 496 |
| Dedicated Inputs | — | 6 |
| Total Terminals | — | 655 |
| Supply Voltage (Core) | — | 2.375 V to 2.625 V (nominal 2.5 V) |
| Maximum Internal Frequency | — | 250 MHz (-1V speed grade) |
| Moisture Sensitivity Level | — | MSL 1 |
| Peak Reflow Temperature | — | 220 °C |
| Qualification | — | Not Qualified |
| Programming Interface | — | IEEE 1532 / JTAG |