EP610ILI-12 vs EP610ILC-25 比較

詳細並排比較 EP610ILI-12 由 Altera 與 EP610ILC-25 由 Altera. 比較關鍵規格、電氣參數、封裝、生命週期狀態、價格與供貨情況,以找出最符合您設計需求的元件。

規格比較

參數 EP610ILI-12 EP610ILC-25
品牌 Altera Altera
類別 FPGA & CPLD FPGA & CPLD
生命週期狀態 NRND Obsolete
Family Classic EPLD (EP610) Classic EPLD (EP610 series)
Usable Gates 300 300
Macro Cells 16 —
Speed Grade (tpd) 12 ns —
Supply Voltage (Vcc) 5 V (4.75 V to 5.25 V) —
Supply Voltage (Vpp) [DATA_NEEDED: Vpp programming voltage] —
Operating Frequency (max) 83.3 MHz —
Logic Elements [DATA_NEEDED: exact LE count] —
User I/O Pins [DATA_NEEDED: I/O pin count] —
Dedicated Inputs 4 4
Technology CMOS EPROM —
工作溫度 -40C to +85C (industrial grade) —
封裝 28-pin PLCC (J-Lead) 28-pin PLCC (J-lead)
安裝類型 Surface Mount Surface Mount
Programmable Security Bit Yes —
TTL Compatibility 100 TTL emulation —
RoHS 狀態 [DATA_NEEDED: RoHS status] [DATA_NEEDED: RoHS status]
MSL 等級 [DATA_NEEDED: MSL rating] —
Device Type — EEPLD (Electrically Erasable PLD)
Macrocells — 16
Product Terms — 160
Maximum Operating Frequency (fMAX) — 40 MHz
Pin-to-Pin Propagation Delay (tPD) — 25 ns
Supply Voltage (VCC) — 4.75 V to 5.25 V
Nominal Supply Voltage — 5 V
Total Inputs — 20
Bidirectional I/O Pins — 16
工作溫度範圍 — 0 C to +70 C (commercial)
Process Technology — CMOS, electrically erasable
Programming Method — In-system, electrically erasable

資料表與資源

瀏覽所有產品 建立 BOM 索取報價