EPC16QC-100T vs EPC16QC100-TAAC80 比較

詳細並排比較 EPC16QC-100T 由 Altera 與 EPC16QC100-TAAC80 由 Altera. 比較關鍵規格、電氣參數、封裝、生命週期狀態、價格與供貨情況,以找出最符合您設計需求的元件。

規格比較

參數 EPC16QC-100T EPC16QC100-TAAC80
品牌 Altera Altera
類別 Memory ICs Memory ICs
生命週期狀態 Obsolete Obsolete
記憶體類型 Flash Configuration PROM (in-system programmable) Flash (non-volatile configuration)
Memory Density 16 Mbit (2 Mbyte) 16 Mbit
Supported FPGA Families Stratix, APEX II, APEX 20K, Mercury, ACEX 1K, FLEX 10K Stratix, APEX II, APEX 20K, Mercury, ACEX 1K, FLEX 10K
Configuration Data Width 8-bit or 16-bit (cascaded dual-device mode) —
Configuration Modes Serial (single device), Parallel (two cascaded devices) FPP, PS, AS, JTAG
Data Compression Support Yes (35% to 55% bitstream reduction typical) —
JTAG / Boundary Scan IEEE 1149.1 compliant, in-system programmable —
供應電壓 3.3 V —
封裝 100-pin PQFP (20 x 14 mm), 0.65 mm pitch 100-pin PQFP (Plastic Quad Flat Pack), 20x14 mm
工作溫度 [DATA_NEEDED: Operating temperature range] -40C to +85C (industrial)
Cascade Interface nCE / nOE handshake for multi-device chains —
Programming Interface JTAG (IEEE 1149.1) and serial —
Endurance [DATA_NEEDED: Program/erase cycle rating] —
Data Retention [DATA_NEEDED: Data retention specification] —
RoHS 狀態 unknown —
Lead-Free unknown —
MSL 等級 [DATA_NEEDED: Moisture sensitivity level] —
安裝類型 Surface Mount Surface Mount
Data Compression — Yes (built-in, 30-55% file size reduction)
Supply Voltage (VCC) — 3.3 V
I/O Voltage Tolerance — 1.8 V / 2.5 V / 3.3 V / 5 V
JTAG Support — IEEE 1149.1 boundary scan, in-system programmable
Package Code — QC100
Packaging Style — Tape and Reel (TAAC80 suffix)
Configuration Controller — Internal (integrated with flash array)
腳位數 — 100

資料表與資源

瀏覽所有產品 建立 BOM 索取報價