EPC2T32U-CAF48 vs EPC2TC32U-CAF48 比較

詳細並排比較 EPC2T32U-CAF48 由 Altera 與 EPC2TC32U-CAF48 由 Altera. 比較關鍵規格、電氣參數、封裝、生命週期狀態、價格與供貨情況,以找出最符合您設計需求的元件。

規格比較

參數 EPC2T32U-CAF48 EPC2TC32U-CAF48
品牌 Altera Altera
類別 Memory ICs Memory ICs
生命週期狀態 最後購買 NRND
記憶體類型 Non-volatile flash configuration memory Non-volatile configuration flash
Memory Density 2 Mb (2097152 bits) —
Configuration Interface Altera FPP (8-bit) / PS (4-wire) / AS (serial) —
Maximum Configuration Clock (DCLK) 8 MHz —
Supply Voltage (VCC) 3.3 V (typical) —
I/O Tolerance 5 V tolerant —
Program/Erase Endurance 10,000 cycles per sector minimum —
Data Retention 20 years minimum —
Programming Interface IEEE 1149.1 (JTAG) / IEEE 1532 IEEE 1149.1 JTAG (ISP)
封裝 48-pin QFN (CAF suffix) 32-pin TQFP
安裝類型 Surface Mount —
工作溫度 -40 C to +85 C (industrial grade, "U") —
MSL 等級 [DATA_NEEDED: MSL level] [DATA_NEEDED: MSL level]
Lead-Free Finish Yes (CAF suffix indicates lead-free) —
RoHS 狀態 Compliant Compliant per distributor listings
Supported FPGA Families Cyclone, Cyclone II, Stratix, APEX 20K, ACEX 1K, Mercury, Excalibur APEX II, APEX 20K, Mercury, Stratix, Cyclone, ACEX 1K, FLEX 10K
Configuration Memory Density — 32 Mbit
Operating Voltage (VCC) — 3.0 V to 3.6 V (3.3V nominal)
I/O Bank Voltage (multiVolt) — 1.8 V / 2.5 V / 3.3 V / 5.0 V
工作溫度範圍 — -40 C to +85 C (industrial grade)
Configuration Mode — Serial (FPP / PS / AS via JTAG ISP)
Decompression Support — Yes (Quartus-derived compressed bitstream)
Multi-Device JTAG Chain — Yes (nINIT_CONF / nSTATUS chaining)
Replacement for — EPC1 and EPC1441 legacy configuration devices
Lead-Free — Yes

資料表與資源

瀏覽所有產品 建立 BOM 索取報價