EPF6024AQCAQC240-3 vs EPF6024AQC240-1 比較

詳細並排比較 EPF6024AQCAQC240-3 由 Altera 與 EPF6024AQC240-1 由 Altera. 比較關鍵規格、電氣參數、封裝、生命週期狀態、價格與供貨情況,以找出最符合您設計需求的元件。

規格比較

參數 EPF6024AQCAQC240-3 EPF6024AQC240-1
品牌 Altera Altera
類別 FPGA & CPLD FPGA & CPLD
生命週期狀態 Obsolete Obsolete
Family FLEX 6000 —
Device EPF6024A —
Typical Gates 24,000 24,000
Logic Elements (LEs) 1,960 —
Logic Array Blocks (LABs) 196 196
Maximum User I/O Pins 199 —
Process Technology 0.42 µm CMOS, SRAM-based 0.42 µm CMOS, 4 metal layers, SRAM-based
Speed Grade -3 —
封裝 240-BFQFP —
安裝類型 Surface Mount Surface Mount (Gull-Wing leads)
Configuration Method Passive Serial / Passive Parallel (8-bit) —
I/O Standards LVTTL, LVCMOS, PCI, 5.0V tolerant (with limiting) —
供應電壓 [DATA_NEEDED: VCCINT/VCCIO nominal values] —
工作溫度 [DATA_NEEDED: commercial vs industrial grade range] 0 °C to +85 °C (commercial grade)
RoHS 狀態 [DATA_NEEDED: this specific tape/ball finish may not be lead-free] [DATA_NEEDED: rohs status]
MSL 等級 [DATA_NEEDED: moisture sensitivity level not published on distributor page] —
Memory Embedded SRAM distributed in logic fabric —
Device Family — FLEX 6000
Logic Elements / Cells — 1,960
User I/Os — 199
Number of I/O Banks — 4
Maximum Internal Frequency — 200 MHz (typical application reference)
Supply Voltage (VCCINT / VCCIO) — 3.3 V
Package Type — 240-pin PQFP (240-BFQFP), 32 × 32 mm body, 0.5 mm pitch
Configuration Memory — SRAM (volatile, requires external configuration device)
Boundary Scan / JTAG — IEEE 1149.1 compliant

資料表與資源

瀏覽所有產品 建立 BOM 索取報價