EPM3512AFC256-10N vs EPM3512AFC256-3N 比較

詳細並排比較 EPM3512AFC256-10N 由 Altera 與 EPM3512AFC256-3N 由 Altera. 比較關鍵規格、電氣參數、封裝、生命週期狀態、價格與供貨情況,以找出最符合您設計需求的元件。

Altera
EPM3512AFC256-3N EPM3512AFC256-3N - MAX 3000A CPLD 512 Macrocells | Altera

EPM3512AFC256-3N - MAX 3000A CPLD 512 Macrocells | Altera

EPM3512AFC256-3N ✓ 啟用中

規格比較

參數 EPM3512AFC256-10N EPM3512AFC256-3N
品牌 Altera Altera
類別 FPGA & CPLD FPGA & CPLD
生命週期狀態 Obsolete 啟用中
Family MAX 3000A MAX 3000A
Macrocells 512 512
Usable Gates 10000 10,000
User I/O Pins 208 —
Logic Array Blocks (LABs) [DATA_NEEDED: number of LABs] 16
Operating Frequency (fMAX) [DATA_NEEDED: fMAX MHz] —
Pin-to-Pin Delay (tPD) 10 ns 3.5 ns (speed grade -3)
Setup Time (tSU) 4.5 ns —
VCCINT (Core Supply) 3.3 V —
VCCIO (I/O Supply) 3.3 V or 2.5 V —
Technology CMOS EEPROM-based, non-volatile —
Operating Temperature (Commercial) 0 C to +70 C —
封裝 256-ball FBGA (17 mm x 17 mm) 256-ball FineLine BGA (FC-256)
ISP Interface IEEE Std. 1149.1 JTAG, IEEE Std. 1532 —
安裝類型 Surface Mount (BGA) Surface Mount
MSL 等級 [DATA_NEEDED: MSL rating] —
RoHS 狀態 [DATA_NEEDED: RoHS status] [DATA_NEEDED: RoHS compliance status]
Device Type — CPLD (Complex Programmable Logic Device)
Maximum Operating Frequency — 116.3 MHz
Speed Grade — -3 (slowest in family)
Core Supply Voltage (VCCINT) — 3.3 V
I/O Supply Voltage (VCCIO) — 2.5 V / 3.3 V / 5.0 V (MultiVolt)
Programming Interface — JTAG (IEEE 1149.1) / IEEE Std. 1532 ISP
Configuration Memory — Non-volatile EEPROM
工作溫度 — [DATA_NEEDED: operating temperature grade]

資料表與資源

瀏覽所有產品 建立 BOM 索取報價