EPM5192ALC84-20 vs EPM5192ALI84-15 比較

詳細並排比較 EPM5192ALC84-20 由 Altera 與 EPM5192ALI84-15 由 Altera. 比較關鍵規格、電氣參數、封裝、生命週期狀態、價格與供貨情況,以找出最符合您設計需求的元件。

規格比較

參數 EPM5192ALC84-20 EPM5192ALI84-15
品牌 Altera Altera
類別 FPGA & CPLD FPGA & CPLD
生命週期狀態 Obsolete Obsolete
Device Type UV-Erasable/OTP Complex PLD (EPLD) —
Series Altera MAX 5000 —
Macrocells 192 —
Process Technology CMOS CMOS, non-volatile EPROM/OTP
Speed Grade -20 (20 ns pin-to-pin delay) —
封裝 84-pin PLCC (Plastic Leaded Chip Carrier) 84-pin PQCC (PLCC, J-Lead)
Terminal Pitch 1.270 mm —
Terminal Form J-bend J Bend (J-Lead)
Package Code QCCJ (PLCC-84) —
Package Shape Square —
Temperature Grade Commercial —
Programming Method UV-erase + EPROM (One-Time-Programmable option) —
Logic Family MAX 5000 EPLD —
I/O Compatibility TTL-compatible —
安裝類型 Surface Mount (PLCC socket-compatible) Surface Mount (PLCC socket compatible)
Configuration Memory EPROM (UV-erasable) —
RoHS 狀態 [DATA_NEEDED: RoHS status not in provided web data] [DATA_NEEDED: RoHS status]
Device Family — MAX 5000
Product Type — UV-Erasable / OTP Complex PLD
Logic Macrocells — 192
Dedicated Inputs — 7
Bidirectional I/O Pins — 64
Maximum Total Inputs — 72
Propagation Delay (tPD) — 25 ns (-15 speed grade)
Programmability — One-Time Programmable (windowless)
JEDEC JESD-30 Code — S-PQCC-J84
Operating Temperature Grade — Industrial
工作溫度範圍 — [DATA_NEEDED: temperature range]
供應電壓 — [DATA_NEEDED: VCC range]

資料表與資源

瀏覽所有產品 建立 BOM 索取報價