EPM5192GC84-1 vs EPM5192GM-1 比較

詳細並排比較 EPM5192GC84-1 由 Altera 與 EPM5192GM-1 由 Altera. 比較關鍵規格、電氣參數、封裝、生命週期狀態、價格與供貨情況,以找出最符合您設計需求的元件。

規格比較

參數 EPM5192GC84-1 EPM5192GM-1
品牌 Altera Altera
類別 FPGA & CPLD FPGA & CPLD
生命週期狀態 Obsolete Obsolete
Family MAX 5000 MAX 5000
Product Type UV-Erasable/OTP Complex PLD (CPLD) —
Technology CMOS (EPROM-cell based) —
Macrocells 192 —
Propagation Delay (tPD) 40 ns (speed grade -1) —
最大時脈頻率 50 MHz —
Supply Voltage (VCC) 4.75 V to 5.25 V —
Dedicated Inputs 7 —
User I/O Pins 64 [DATA_NEEDED: user I/O count]
Total Inputs / Outputs 72 inputs / 64 outputs —
Architecture Shared input/clock and shared product terms —
封裝 84-pin PGA (Pin Grid Array), WPGA code CPGA-84 (Windowed Ceramic PGA)
Temperature Grade Commercial —
安裝類型 Through-hole (PGA socket) Through-Hole (Pin Grid Array socket)
RoHS 狀態 Compliant (per third-party distributor listing) —
Programming Method UV erasure (quartz window) + EPROM programmer —
Logic Element Type Macrocells with AND/OR array —
Logic Cells — 192
Propagation Delay (tpd) — 55 ns
Process Technology — CMOS
Programmable Element — UV-erasable EPROM
腳位數 — 84
供應電壓 — [DATA_NEEDED: VCC nominal]
工作溫度範圍 — [DATA_NEEDED: commercial/industrial/military grade]
Programmable Macrocells — 192
RoHS Compliance — unknown (legacy ceramic PGA)
Lead-Free Status — unknown
Programming Interface — Altera ByteBlaster / JEDEC bitstream
Development Tool — Altera MAX+PLUS II (legacy)

資料表與資源

瀏覽所有產品 建立 BOM 索取報價