EPM5192LC-2 vs EPM5192LC-M089A 比較

詳細並排比較 EPM5192LC-2 由 Altera 與 EPM5192LC-M089A 由 Altera. 比較關鍵規格、電氣參數、封裝、生命週期狀態、價格與供貨情況,以找出最符合您設計需求的元件。

規格比較

參數 EPM5192LC-2 EPM5192LC-M089A
品牌 Altera Altera
類別 FPGA & CPLD FPGA & CPLD
生命週期狀態 Obsolete Obsolete
Family MAX 5000 —
Device Type CPLD (Complex Programmable Logic Device) —
Macrocells 192 —
Logic Array Blocks (LABs) 12 12
User I/O Pins 64 —
Dedicated Input Pins 7 —
External Clock Inputs 1 —
Propagation Delay (tPD) 45 ns (typical, -2 speed grade) 55 ns
Maximum Internal Frequency 50 MHz —
Interconnect Programmable Interconnect Array (PIA) —
Process Technology CMOS CMOS
封裝 PQCC-84 (PLCC-84, J-lead, surface mount) —
Programming Non-volatile (EPROM/EEPROM-based, in-system programmable via JTAG) —
工作溫度 [DATA_NEEDED: commercial/industrial/military grade] [DATA_NEEDED: operating temperature range]
供應電壓 5 V (typical MAX 5000 family) —
RoHS 狀態 [DATA_NEEDED: pre-RoHS legacy part — likely non-RoHS] [DATA_NEEDED: RoHS compliance status]
Device Family — MAX 5000
Product Type — CPLD (Complex Programmable Logic Device)
Logic Elements / Macrocells — 192 macrocells
Dedicated Inputs — 7
I/O Pins — 64
Supply Voltage (VCC) — 5 V
Programmable Interconnect — Programmable Interconnect Array (PIA)
Clock Inputs — 1 global external clock
Configuration Mode — UV-erasable / OTP
Package Code (M089A) — M089A (package/quality variant)
安裝類型 — Surface Mount / Through-Hole (variant dependent)

資料表與資源

瀏覽所有產品 建立 BOM 索取報價