EPM7128AETI100-7 vs EPM7128AETC100-10 比較
詳細並排比較 EPM7128AETI100-7 由 Altera 與 EPM7128AETC100-10 由 Intel. 比較關鍵規格、電氣參數、封裝、生命週期狀態、價格與供貨情況，以找出最符合您設計需求的元件。
Altera
EPM7128AETI100-7 - MAX 7000A CPLD, 128 Macrocells, 100-TQFP | Altera
EPM7128AETI100-7 Obsolete規格比較
| 參數 | EPM7128AETI100-7 | EPM7128AETC100-10 |
|---|---|---|
| 品牌 | Altera | Intel |
| 類別 | FPGA & CPLD | FPGA & CPLD |
| 生命週期狀態 | Obsolete | Obsolete |
| Family | MAX 7000A | MAX 7000A |
| Device Type | CPLD (Complex Programmable Logic Device) | CPLD (Complex Programmable Logic Device) |
| Macrocells | 128 | 128 |
| Usable Gates | 2,500 | 2.5K |
| User I/Os | 84 | 84 |
| Logic Blocks (LABs) | 8 | — |
| Pin-to-Pin Delay (tPD) | 7.5 ns | 10 ns |
| Maximum Counter Frequency | 129.9 MHz | — |
| Supply Voltage - Core (VCCINT) | 3.3 V | — |
| I/O Bank Supply (VCCIO) | 2.5 V / 3.3 V / 5 V (MultiVolt) | — |
| Configuration Memory | EEPROM (non-volatile, in-system programmable) | — |
| JTAG Support | Yes (IEEE 1149.1 boundary-scan) | IEEE 1149.1 boundary-scan |
| Global Clock Inputs | 4 dedicated | — |
| 封裝 | 100-pin TQFP (1.0 mm pitch, 14 x 14 mm) | 100-pin TQFP (ET) |
| 工作溫度 | -40 C to +85 C (Industrial) | -40C to +85C (commercial/industrial) |
| 安裝類型 | Surface Mount | — |
| RoHS 狀態 | [DATA_NEEDED: confirm RoHS for non-N suffix] | Compliant |
| Lead-Free Version (MPN Suffix) | -N suffix denotes lead-free (e.g., EPM7128AETI100-7N) | — |
| Logic Array Blocks (LABs) | — | 8 |
| Supply Voltage (Core) | — | 3.3 V |
| I/O Tolerance | — | 5.0 V tolerant |
| Program Technology | — | EEPROM (in-system programmable) |
| 生命週期狀態 | — | Obsolete (migrate to MAX II or MAX V) |