EP1K100QC208-1N vs EP1K100QC208-3 对比

详细并排对比 EP1K100QC208-1N 出自 Altera 和 EP1K100QC208-3 出自 Altera。对比关键规格、电气参数、封装、生命周期状态、价格和供货情况,以确定最适合您设计需求的元器件。

Altera
EP1K100QC208-1N EP1K100QC208-1N - ACEX 1K FPGA 4992 Cells | Altera

EP1K100QC208-1N - ACEX 1K FPGA 4992 Cells | Altera

EP1K100QC208-1N Obsolete

规格对比

参数 EP1K100QC208-1N EP1K100QC208-3
品牌 Altera Altera
分类 FPGA & CPLD FPGA & CPLD
生命周期状态 Obsolete 不推荐新设计
库存状态 有库存 有库存
单价(USD) $16.29 $60.04
Product Family ACEX 1K ACEX 1K
Device Series EP1K100 —
Number of Logic Elements/Cells 4992 —
Number of LABs/CLBs 624 —
Total RAM Bits 49152 49,152 bits
Number of I/O 147 —
Number of Gates 100000 —
Max Internal Frequency (parametric) 333.33 MHz —
Core Supply Voltage 2.5 V 2.5 V
Process Technology 0.22 um CMOS 0.22 um CMOS
Package Type 208-Pin PQFP 208-Pin BFQFP (PQFP)
Package Code 208-BFQFP —
Speed Grade -1 -3
安装类型 Surface Mount Surface Mount
工作温度范围 [DATA_NEEDED: operating temperature range] —
RoHS 状态 [DATA_NEEDED: RoHS status] —
Number of Embedded Array Blocks [DATA_NEEDED: number of EABs] —
Configuration Interface [DATA_NEEDED: configuration interface] —
Device Type — FPGA (Field Programmable Gate Array)
Typical Gate Count — 100,000 gates
Number of Logic Elements — 4,992
Logic Array Blocks (LABs) — 624
Maximum User I/O — 147
Maximum Internal Clock Frequency — 200 MHz
Number of Terminals — 208
Terminal Form — Gull Wing
Package Shape — Square
Temperature Grade — Commercial
RoHS / Lead-Free Suffix — No -N suffix; compliance not verified in retrieved source data
I/O Standards Supported — [DATA_NEEDED: supported I/O standards]
Configuration Memory — SRAM-based loadable PLD

数据手册与资源

浏览全部产品 创建 BOM 获取报价