EP1K100QI208-02 vs EP1K100QI208-2N 对比

详细并排对比 EP1K100QI208-02 出自 Altera 和 EP1K100QI208-2N 出自 Altera。对比关键规格、电气参数、封装、生命周期状态、价格和供货情况,以确定最适合您设计需求的元器件。

规格对比

参数 EP1K100QI208-02 EP1K100QI208-2N
品牌 Altera Altera
分类 FPGA & CPLD FPGA & CPLD
生命周期状态 Obsolete Obsolete
库存状态 有库存 有库存
单价(USD) $13.95 $0.00
Family ACEX-1K —
Logic Elements 4,992 —
System Gates 100,000 257000
Logic Array Blocks (LABs) 624 —
Embedded Memory (RAM bits) 49,152 —
Maximum User I/O Pins 147 —
Process Technology 0.22 µm SRAM —
Core Voltage 2.5 V —
Speed Grade -02 (slowest) -2
Maximum Frequency 250 MHz —
封装 208-BFQFP (PQFP, gull-wing) —
安装类型 Surface Mount Surface Mount
Configuration Method SRAM-based, serial/parallel/JTAG —
MultiVolt I/O Support 2.5 V / 3.3 V / 5 V —
工作温度 -40°C to +85°C (industrial) —
RoHS 状态 Unknown (legacy family) [DATA_NEEDED: manufacturer RoHS certificate]
Lead-Free Unknown —
Series — ACEX-1K
FPGA Family — ACEX-1K
Number of Logic Elements/Cells — 4992
Number of LABs/CLBs — 624
Total RAM Bits — 49152
Number of User I/O — 147
封装 / 外壳 — 208-BFQFP
Core Supply Voltage — 2.5 V
Temperature Grade — I (industrial)
Typical Gate Count — 100K gates (family)
工作温度范围 — [DATA_NEEDED: exact industrial temperature limits from ACEX-1K datasheet]
Max User I/O in 208-BFQFP — 147
Total Number of Configuration Bits — [DATA_NEEDED: configuration bitstream size]
Maximum Internal Clock Frequency — [DATA_NEEDED: clock frequency for -2 speed grade]
I/O Standard Support — [DATA_NEEDED: supported I/O standards]
PLL/Clock Management — [DATA_NEEDED: PLL availability on EP1K100]

数据手册与资源

浏览全部产品 创建 BOM 获取报价