EP1K50QC208-2N vs EP1K50QI208-2 对比

详细并排对比 EP1K50QC208-2N 出自 Intel 和 EP1K50QI208-2 出自 Altera。对比关键规格、电气参数、封装、生命周期状态、价格和供货情况,以确定最适合您设计需求的元器件。

规格对比

参数 EP1K50QC208-2N EP1K50QI208-2
品牌 Intel Altera
分类 FPGA & CPLD FPGA & CPLD
生命周期状态 Obsolete Obsolete
库存状态 有库存 有库存
单价(USD) $27.80 $17.20
Series ACEX-1K ACEX 1K
Family ACEX 1K —
Logic Elements 2,880 —
Typical Gates 50,000 —
Logic Array Blocks (LABs) 360 360
Embedded Memory (EAB SRAM) 40 kbit —
User I/Os 147 —
Number of I/O Banks [DATA_NEEDED: number of I/O banks] —
Maximum Toggle Frequency 200 MHz —
Pin-to-Pin Delay (LE) 0.4 ns (per data sheet snippet) —
Process Technology 0.22 µm CMOS CMOS, SRAM-based configuration
Core Supply Voltage 2.5 V —
I/O Supply Voltage [DATA_NEEDED: I/O supply voltage] —
Configuration Interface JTAG (IEEE 1149.1), Serial (PS/AS) —
封装 208-pin PQFP (BFQFP) —
安装类型 Surface Mount (Gull-Wing) Surface Mount
工作温度 0 °C to 85 °C (Commercial) -40C to +85C (industrial)
MSL 等级 [DATA_NEEDED: MSL level] —
RoHS 状态 [DATA_NEEDED: RoHS status] [DATA_NEEDED: RoHS status]
Manufacturer — Altera (Intel)
Typical Gate Count — 50,000 gates
Logic Elements (LEs) — 2,880
Embedded SRAM — 40,960 bits
Maximum User I/O Pins — 147
Speed Grade — -2
Core Voltage — 2.5 V
I/O Voltage Support — 2.5 V / 3.3 V / 5.0 V (MultiVolt)
Package Type — 208-pin PQFP (Power Quad Flat Pack)
Configuration Method — JTAG / serial configuration PROM (EPC2/EPCS)

数据手册与资源

浏览全部产品 创建 BOM 获取报价