EP1S40F1020C6 vs EP1S40F1020C5DM 对比

详细并排对比 EP1S40F1020C6 出自 Altera 和 EP1S40F1020C5DM 出自 Intel。对比关键规格、电气参数、封装、生命周期状态、价格和供货情况,以确定最适合您设计需求的元器件。

规格对比

参数 EP1S40F1020C6 EP1S40F1020C5DM
品牌 Altera Intel
分类 FPGA & CPLD FPGA & CPLD
生命周期状态 Obsolete Obsolete
库存状态 有库存 有库存
单价(USD) $1,380.00 $198.00
Family Stratix (original, EP1S) —
Logic Elements (LE) 41,250 —
Logic Array Blocks (LABs) 4,125 —
Embedded Memory Bits 3,423,744 bits (TriMatrix: M512 + M4K + M-RAM) —
Maximum User I/O 773 —
封装 1020-BBGA, FC-FBGA, 33 x 33 mm, 1.0 mm pitch 1020-ball FineLine BGA (33 mm x 33 mm, 1.0 mm pitch)
Process Technology 0.13 µm CMOS 0.13 µm CMOS
Core Voltage 1.5 V —
工作温度 0 °C to +85 °C (commercial) 0C to +85C (commercial)
Maximum Frequency 450.05 MHz —
Supply Voltage (Core) 1.5 V —
I/O Standards LVTTL, LVCMOS, LVDS, SSTL, HSTL, PCI, PCI-X —
安装类型 Surface Mount (FCBGA) Surface Mount (BGA)
MSL 等级 [DATA_NEEDED: MSL rating from datasheet] [DATA_NEEDED: MSL level]
RoHS 状态 [DATA_NEEDED: RoHS status from official datasheet] [DATA_NEEDED: RoHS status]
Product Type — FPGA - Field Programmable Gate Array
Series — Stratix
Logic Elements — 41,250
Embedded Memory — 3,423 Kbits TriMatrix
User I/O Count — 773
Number of LABs/CLBs — 4125
DSP Blocks — 12 (up to 28.8 GMACS at 200 MHz)
Number of PLLs — 6 (8 outputs each)
Number of Clock Networks — 16
Core Voltage VCCINT — 1.5 V
I/O Voltage VCCIO — 1.5 V / 1.8 V / 2.5 V / 3.3 V (bank-dependent)
Configuration Modes — PS, PPS, PPA, JTAG

数据手册与资源

浏览全部产品 创建 BOM 获取报价