EP20K400FC672-3 vs EP20K400FI672-3V 对比

详细并排对比 EP20K400FC672-3 出自 Altera 和 EP20K400FI672-3V 出自 Intel。对比关键规格、电气参数、封装、生命周期状态、价格和供货情况,以确定最适合您设计需求的元器件。

规格对比

参数 EP20K400FC672-3 EP20K400FI672-3V
品牌 Altera Intel
分类 FPGA & CPLD FPGA & CPLD
生命周期状态 Obsolete Obsolete
库存状态 有库存 有库存
单价(USD) $138.00 $285.00
Family APEX 20K APEX 20K (EP20K400)
Device Logic Elements 16,640 cells —
Typical Gate Count 400,000 system gates —
Maximum User I/Os 502 —
Propagation Delay 2.5 ns —
Internal Performance 167 MHz —
Process Technology 0.22 µm CMOS 0.18 µm CMOS, 4 metal layers
Core Supply Voltage 2.5 V —
Logic Family CMOS, SRAM-based —
封装 672-pin FC-FBGA 672-ball FineLine BGA (BBGA), 1.0 mm pitch
Package Code BGA —
Number of Terminals 672 —
Terminal Form Ball (BGA) —
Speed Grade -3 (commercial fastest) -3 (faster)
工作温度 0 °C to 85 °C -40 °C to +85 °C (industrial)
安装类型 Surface Mount Surface Mount
Architecture MultiCore (LUT + Embedded System Blocks) —
Programming Method SRAM, JTAG (ByteBlaster) —
生命周期状态 Obsolete / Legacy —
RoHS 状态 [DATA_NEEDED: RoHS status] [DATA_NEEDED: RoHS status]
Logic Elements — 16,640
Maximum Gates — 400,000
Typical Gates — [DATA_NEEDED: typical gates value]
Embedded Memory (bits) — 212,992
Maximum User I/O — 502
Dedicated Inputs — 6
Total User I/O + Dedicated Inputs — 496 + 6 (variant dependent)
最大时钟频率 — 714.2 MHz
Core Voltage (VCCINT) — 2.5 V nominal (2.375 V to 2.625 V)
Programmable via JTAG — Yes (IEEE 1149.1)
Supported I/O Standards — LVCMOS, LVTTL, SSTL, GTL+, HSTL
Configuration Modes — JTAG, passive serial, passive parallel
MSL 等级 — [DATA_NEEDED: MSL rating]

数据手册与资源

浏览全部产品 创建 BOM 获取报价