EP20K60EBC356-2 vs EP20K60EBC356-3 对比

详细并排对比 EP20K60EBC356-2 出自 Altera 和 EP20K60EBC356-3 出自 Altera。对比关键规格、电气参数、封装、生命周期状态、价格和供货情况,以确定最适合您设计需求的元器件。

规格对比

参数 EP20K60EBC356-2 EP20K60EBC356-3
品牌 Altera Altera
分类 FPGA & CPLD FPGA & CPLD
生命周期状态 不推荐新设计 Obsolete
库存状态 有库存 有库存
单价(USD) $98.75 $65.80
Series APEX-20KE —
Family APEX 20K (MultiCore architecture) APEX 20K
Logic Elements / Typical Gates 60,000 typical gates —
User I/Os 196 196
封装 356-LBGA (BGA-356, 1.27 mm pitch) 356-LBGA (BGA-356)
Propagation Delay (pin-to-pin) 1.72 ns —
Internal Operating Frequency up to 160 MHz —
Speed Grade -2 (moderate speed bin) -3 (standard)
Process Technology CMOS 0.22 um
电源电压 [DATA_NEEDED: VCCINT/VCCIO nominal voltage] —
工作温度 0 C to +85 C (commercial grade) 0C to +85C (Commercial)
安装类型 Surface Mount (BGA) —
Configuration Interface JTAG (IEEE 1149.1) + passive serial / EPC configuration —
Design Tool Support Quartus II, MAX+PLUS II (legacy) —
Lead-Free / RoHS [DATA_NEEDED: RoHS status] —
生命周期状态 Not Recommended for New Designs (NRND) - Intel/Altera APEX 20KE family —
Typical Gates — 60,000
Logic Elements / Cells — 2,560
Macro Cells — 256
Logic Family — CMOS
Internal Frequency (max) — 160 MHz
Propagation Delay — 1.72 ns
Core Supply Voltage — 1.8 V
Terminal Form — Ball
Package Shape — Square
RoHS 状态 — Lead-free / RoHS Compliant
Architecture — MultiCore (LUT + ESB)
Configuration Method — JTAG / PS / AS (Altera download cable)

数据手册与资源

浏览全部产品 创建 BOM 获取报价