EP2A40F672C9 vs EP2A40F672C8 对比

详细并排对比 EP2A40F672C9 出自 Altera 和 EP2A40F672C8 出自 Intel。对比关键规格、电气参数、封装、生命周期状态、价格和供货情况,以确定最适合您设计需求的元器件。

Altera
EP2A40F672C9 EP2A40F672C9 - APEX II FPGA 1.5M Gates 38400 Cells 672-BGA | Altera

EP2A40F672C9 - APEX II FPGA 1.5M Gates 38400 Cells 672-BGA | Altera

EP2A40F672C9 ⚠ 最后一次采购

规格对比

参数 EP2A40F672C9 EP2A40F672C8
品牌 Altera Intel
分类 FPGA & CPLD FPGA & CPLD
生命周期状态 最后采购期 Obsolete
库存状态 有库存 有库存
单价(USD) $62.00 $68.00
Family APEX II APEX II
Device Family APEX II PLD —
Logic Elements / Cells 38,400 —
System Gates 1.5 M —
Macros 2,560 —
User I/Os 492 492 pins
引脚数 672 672
封装 672-BBGA, FC-FBGA (FineLine) —
Package Size 27 mm × 27 mm, 1 mm ball pitch —
Core Voltage 1.5 V —
Process Technology 0.15 µm all-layer copper, up to 8 metal layers 0.15-micron all-layer copper, up to 8 metal layers
Logic Family CMOS CMOS
Propagation Delay 1.55 ns —
Internal Speed Grade 366 MHz —
工作温度 0 °C to 85 °C (commercial) 0 C to 85 C (commercial)
I/O Standards Supported True-LVDS, LVPECL, PCML, HyperTransport —
安装类型 Surface Mount Surface Mount (BGA)
RoHS 状态 [DATA_NEEDED: RoHS status] —
Typical Logic Elements (LEs) — 40,000
Embedded Memory — Up to 1.5 Mbits
Package Type — FineLine BGA, 27 x 27 mm, 1.0 mm pitch
Propagation Delay (speed grade C8) — 1.55 ns
Phase-Locked Loops (PLLs) — 4
LVDS Signaling Support — Up to 1 Gbps
Multipliers — Embedded multiplier blocks
I/O Standards — LVTTL, LVCMOS, PCI, SSTL, HSTL, LVDS

数据手册与资源

浏览全部产品 创建 BOM 获取报价