EP3SE260F1152C2G vs EP3SE260F1152C4 对比

详细并排对比 EP3SE260F1152C2G 出自 Altera 和 EP3SE260F1152C4 出自 Intel。对比关键规格、电气参数、封装、生命周期状态、价格和供货情况,以确定最适合您设计需求的元器件。

规格对比

参数 EP3SE260F1152C2G EP3SE260F1152C4
品牌 Altera Intel
分类 FPGA & CPLD FPGA & CPLD
生命周期状态 Obsolete 不推荐新设计
库存状态 有库存 有库存
单价(USD) $2,050.00 $8,900.00
Family Stratix III E Stratix III
Series EP3SE260 Stratix III E (Enhanced)
Logic Elements / Cells 255000 —
Total RAM Bits 16672768 —
Number of LABs / CLBs 10200 —
Number of I/O 744 —
Number of Terminals 1152 —
封装 1152-BBGA, FCBGA (FineLine BGA) 1152-pin FC-FBGA (Flip-Chip Fine-pitch BGA)
Package Code BGA (Ball Grid Array) BGA, square
Package Shape Square —
Technology / Process Node 65 nm —
Core Voltage 1.1 V 1.1 V
Speed Grade C2 (commercial) C4 (slowest commercial grade)
Lead-Free (RoHS) Yes (G suffix) —
Operating Temperature Grade Commercial (C) —
安装类型 Surface Mount Surface Mount (BGA)
Supply Packaging Tray —
RoHS 状态 Compliant (G suffix) Compliant (per distributor listings)
Logic Elements (LE) — 255,000
Logic Array Blocks (LABs) — 10,200
Embedded Memory Bits — 16,672,768
User I/O Count — 744
Process Technology — 65 nm CMOS (TSMC)
Maximum Internal Frequency — ~450 MHz (per FPGAkey listing)
I/O Standards Supported — LVDS, LVTTL, LVCMOS, SSTL, HSTL
Configuration Modes — Passive Serial, Fast Passive Parallel, JTAG
DSP Blocks (18x18 Multipliers) — 384
PLL Count — [DATA_NEEDED: PLL count]
Transceivers — External PHY interface only (no integrated GXB)
工作温度 — Commercial (0C to +85C) - inferred from speed grade C4

数据手册与资源

浏览全部产品 创建 BOM 获取报价