EP3SE50F484C3 vs EP3SE50F484C3N 对比

详细并排对比 EP3SE50F484C3 出自 Altera 和 EP3SE50F484C3N 出自 Intel。对比关键规格、电气参数、封装、生命周期状态、价格和供货情况,以确定最适合您设计需求的元器件。

规格对比

参数 EP3SE50F484C3 EP3SE50F484C3N
品牌 Altera Intel
分类 FPGA & CPLD FPGA & CPLD
生命周期状态 不推荐新设计 Obsolete
库存状态 有库存 有库存
单价(USD) $820.00 $832.10
Device Family Stratix III E (Enhanced) —
Logic Elements (LE) 47,500 —
Adaptive Logic Modules (ALM) 19,000 —
Embedded Memory (M9K + M144K) 5,760 Kbits —
DSP Blocks (18x18 multipliers) 384 —
User I/Os 296 296
User I/O Banks [DATA_NEEDED: number of user I/O banks] —
High-Speed Transceivers [DATA_NEEDED: package-dependent count for 484-FBGA] —
Internal Operating Frequency Up to 800 MHz —
Process Technology 40 nm TSMC TSMC 40 nm low-power CMOS
Speed Grade C3 (mid) —
工作温度 0C to 85C (Commercial) 0C to +85 C (commercial, C suffix)
Supply Voltage (Core) [DATA_NEEDED: nominal core voltage] —
封装 484-ball FBGA (FineLine BGA) 484-ball FBGA (FCBGA), 1.0 mm pitch
安装类型 Surface Mount Surface Mount (BGA)
Configuration Modes AS, PS, FPP, JTAG —
Lead-Free / RoHS [DATA_NEEDED: lead-free / RoHS status from manufacturer] —
MSL 等级 [DATA_NEEDED: moisture sensitivity level] 3 (per JEDEC J-STD-020 for FCBGA packages)
Family — Stratix III E
Device Logic Elements — 47,500
Logic Array Blocks (LABs) — 1,900
Adaptive Logic Modules (ALMs) — 18,750
Embedded Memory (Bits) — 5,760,000
Maximum Internal Frequency — 717 MHz (typical); 800 MHz per DigChip
电源电压 — Core and I/O voltages per Stratix III E datasheet
RoHS 状态 — Lead-free (per DigiKey listing)
Configuration Mode — Passive Serial, Fast Passive Parallel, Fast Active Serial, JTAG
Design Software — Intel Quartus II (Stratix III support)
生命周期状态 — Obsolete (per Worldway listing 2026-04-05)

数据手册与资源

浏览全部产品 创建 BOM 获取报价