EP910PI-25T vs EP910PI-20 对比

详细并排对比 EP910PI-25T 出自 Altera 和 EP910PI-20 出自 Altera。对比关键规格、电气参数、封装、生命周期状态、价格和供货情况,以确定最适合您设计需求的元器件。

规格对比

参数 EP910PI-25T EP910PI-20
品牌 Altera Altera
分类 FPGA & CPLD FPGA & CPLD
生命周期状态 Obsolete Obsolete
库存状态 有库存 有库存
单价(USD) $9.75 $9.75
Family Altera Classic EPLD Family —
Macrocells 24 24
Equivalent Gates 900 (SSI/MSI equivalent) —
Maximum Inputs 36 —
Maximum Outputs 24 —
Propagation Delay (tpd) 25 ns —
Supply Voltage (VCC) 5 V 5 V (+/- 5%)
Technology CMOS, UV-erasable EPROM CMOS EPROM (UV-erasable windowed variants available)
封装 40-pin PDIP (600-mil) PDIP-40 (PI suffix)
工作温度 [DATA_NEEDED: operating temperature range] -40C to +85C (industrial)
Programming UV-erasable —
安装类型 Through-Hole (DIP) Through-Hole
RoHS 状态 [DATA_NEEDED: RoHS compliance] unknown
Lead-Free [DATA_NEEDED: lead-free status] —
Static Power <100 mW (typical CMOS) —
Device Family — Altera Classic EPLD Family
Propagation Delay (tPD) — 20 ns
Configuration Method — Non-volatile EPROM (no boot PROM required)
Dedicated Inputs — 12
Bidirectional I/O Pins — 24
Maximum Counter Frequency — 125 MHz
Output Drive Current (IOL) — 24 mA (TTL-compatible)
Programmable Polarity — Yes (XOR gate per macrocell)
Macrocell Flip-Flop — Yes (D-type, programmable)
Power Dissipation — [DATA_NEEDED: typical power dissipation in mW]
Programming Interface — JEDEC file via Altera programming hardware
MIL-STD-883 Variant — EP910DM/883B (separate part number)

数据手册与资源

浏览全部产品 创建 BOM 获取报价