EPC1064LC20 vs EPC1441LC20N 对比

详细并排对比 EPC1064LC20 出自 Intel 和 EPC1441LC20N 出自 Intel。对比关键规格、电气参数、封装、生命周期状态、价格和供货情况,以确定最适合您设计需求的元器件。

规格对比

参数 EPC1064LC20 EPC1441LC20N
品牌 Intel Intel
分类 Memory ICs Memory ICs
生命周期状态 Obsolete Obsolete
库存状态 有库存 有库存
单价(USD) $9.85 $7.95
存储容量 65 kb (65,536 bits) 440 Kbit
存储器类型 OTP Configuration PROM (Flash-based, one-time programmable) OTP EPROM (One-Time Programmable)
Programmable Type OTP (One-Time Programmable) —
接口 Serial (Passive Serial / daisy-chain compatible) Serial, 4-wire (nCS, DCLK, DATA, nINIT_CONF)
Access Time 90 ns (approximately 10 MHz) —
Supply Voltage (Operating) 4.5 V to 5.5 V —
Supply Voltage (Nominal) 5 V —
工作温度 0 C to 70 C (Commercial) 0 C to +70 C (commercial)
封装 / 外壳 20-PLCC (LC) J-lead, 9x9 mm —
No. of Terminals 20 —
Terminal Finish Tin/Lead (Sn/Pb) —
Package Code QCCJ (PLCC-20 J-lead) —
Package Shape Square —
Compatible Altera FPGA Families ACEX 1K, APEX 20K, APEX II, FLEX 10K, FLEX 6000, Mercury, Stratix, Stratix GX, Stratix II, Stratix II GX —
Configuration Modes Supported Passive Serial (PS) with FPP up to 100 MHz on newer FPGAs —
RoHS 状态 Non-compliant (Sn/Pb finish) [DATA_NEEDED: RoHS status]
MSL 等级 [DATA_NEEDED: MSL level] [DATA_NEEDED: MSL level]
Lead-Free No (Sn/Pb terminal finish) [DATA_NEEDED: lead-free status]
存储组织 — 55 K x 8 bit
Configuration Clock (DCLK) — 8 MHz maximum
Programming Interface — JTAG (IEEE 1149.1) / Altera Programming Unit
电源电压 — 3.3 V (typical)
封装 — 20-PLCC (J-Lead, 9 x 9 mm)
Supported FPGA Families — ACEX 1K, APEX 20K, APEX II, Arria GX, Cyclone, Cyclone II, FLEX 10K, FLEX 6000, Mercury, Stratix, Stratix GX, Stratix II, Stratix II GX
Cascadable — Yes (nCS daisy-chain)
安装类型 — Surface Mount (PLCC socket compatible)

数据手册与资源

浏览全部产品 创建 BOM 获取报价