EPC16QC100-TAAC80 vs EPC16QC100T 对比

详细并排对比 EPC16QC100-TAAC80 出自 Altera 和 EPC16QC100T 出自 Altera。对比关键规格、电气参数、封装、生命周期状态、价格和供货情况,以确定最适合您设计需求的元器件。

规格对比

参数 EPC16QC100-TAAC80 EPC16QC100T
品牌 Altera Altera
分类 Memory ICs Memory ICs
生命周期状态 Obsolete 不推荐新设计
库存状态 有库存 有库存
单价(USD) $25.20 $17.95
存储器类型 Flash (non-volatile configuration) In-System Programmable Configuration PROM
Memory Density 16 Mbit —
Configuration Modes FPP, PS, AS, JTAG —
Data Compression Yes (built-in, 30-55% file size reduction) Built-in decompression engine (up to 35% expansion)
Supply Voltage (VCC) 3.3 V 3.3 V
I/O Voltage Tolerance 1.8 V / 2.5 V / 3.3 V / 5 V —
Supported FPGA Families Stratix, APEX II, APEX 20K, Mercury, ACEX 1K, FLEX 10K —
JTAG Support IEEE 1149.1 boundary scan, in-system programmable —
封装 100-pin PQFP (Plastic Quad Flat Pack), 20x14 mm PQFP-100 (20 x 14 mm)
Package Code QC100 —
Packaging Style Tape and Reel (TAAC80 suffix) —
工作温度 -40C to +85C (industrial) 0C to +70C (commercial)
Configuration Controller Internal (integrated with flash array) —
引脚数量 100 —
安装类型 Surface Mount Surface Mount
存储容量 — 16 Mbit
接口 — Serial FPGA configuration + JTAG (IEEE 1149.1)
Programmability — In-System Programmable via JTAG
Daisy-Chain Support — Yes (multi-device cascade)
FPGA Compatibility — Altera Cyclone, Stratix, ACEX, APEX series
Lead-Free / RoHS — Depends on date code; verify per lot
MSL 等级 — 3 (per JEDEC J-STD-020)
Programming Cycles — 100 typical (per Altera datasheet)
Packaging Suffix — 'T' indicates Tape and Reel
Max DCLK Frequency — [DATA_NEEDED: max DCLK frequency]
Access Time — [DATA_NEEDED: serial access time]

数据手册与资源

浏览全部产品 创建 BOM 获取报价