EPC2TC32N vs EP2A25F724 对比

详细并排对比 EPC2TC32N 出自 Altera 和 EP2A25F724 出自 Altera。对比关键规格、电气参数、封装、生命周期状态、价格和供货情况,以确定最适合您设计需求的元器件。

规格对比

参数 EPC2TC32N EP2A25F724
品牌 Altera Altera
分类 Memory ICs Memory ICs
生命周期状态 Obsolete 不推荐新设计
库存状态 有库存 有库存
单价(USD) $9.20 $112.00
Manufacturer Altera (now Intel) —
存储器类型 Flash Configuration PROM —
存储容量 1.6 Mbit —
Programmable Type In System Programmable (ISP) —
接口 JTAG (IEEE 1149.1) + serial/parallel —
Supply Voltage - VCCINT 3.0 V to 3.6 V or 4.75 V to 5.25 V —
Supply Voltage - VCCIO 3.0 V to 3.6 V or 4.75 V to 5.25 V —
Max Configuration Clock 8 MHz —
封装 32-TQFP (7x7 mm) 724-ball FineLine BGA
工作温度 0 °C to +70 °C (Commercial) [DATA_NEEDED: operating temperature grade]
Supported FPGA Families ACEX 1K, APEX 20K, APEX II, Arria GX, Cyclone, Cyclone II, FLEX 10K, FLEX 6000, Mercury, Stratix, Stratix GX, Stratix II, Stratix II GX —
Daisy-Chain Support Yes (multi-FPGA cascade) —
JTAG Compliance IEEE 1149.1 —
安装类型 Surface Mount Surface Mount (BGA)
RoHS 状态 [DATA_NEEDED: RoHS compliance status] Compliant
Configuration Mode Serial (AS) or Parallel (PS/AP) —
Device Type — Enhanced Configuration Device (EPC)
Target FPGA Family — Altera APEX II (EP2A-series)
Memory Technology — Flash (non-volatile, no battery required)
Configuration Modes — Passive Serial, Passive Parallel Async, Passive Parallel Sync
JTAG Support — IEEE Std. 1149.1 (boundary-scan / ISP)
Multi-Device Configuration — Yes - supports daisy-chained APEX II FPGAs
In-System Programmability — Yes (via JTAG)
电源电压 — [DATA_NEEDED: VCC nominal]
On-chip Oscillator — Yes (internal configuration clock)
User Flash Region — Yes (separate from configuration data)
生命周期状态 — Not Recommended for New Designs (NRND) - Altera acquired by Intel 2015

数据手册与资源

浏览全部产品 创建 BOM 获取报价